

Microprocessor Design


Prepared By

Abdelrahman Khaled EL-sayed

Supervised by
Dr. Eslam Tawfik


Introduction

Simple as Possible (SAP) computers in general were designed to introduce beginners to some of the crucial ideas behind computer operations. SAP computers are classified into stages, each stage more evolved and considering more advanced concepts in computer architecture than the previous.




Architecture

All register outputs to the 8 bit W-bus are three states this allows orderly transfer of data.




Instruction set

The instruction format of SAP-1 Computer is (XXXX)
(XXXX) The first four bits make the op-code while the last four bits make the operand (address).



SAP1 has six T-states (three fetch and three execute cycles). All instructions require all the six T-states for execution. The unused T- state is marked as No Operation (NOP) cycle



The SAP-1 has four operations that it can perform:

• [0000] LDA X

- Load the value at memory location X into Accumulator.

• [0001] ADD X

- Load the value at memory location X into register b and Add the value at memory location X to Accumulator and store the sum in Accumulator.

• [0010] SUB X

- Load the value at memory location X into register b and sub the value at memory location X to Accumulator and store the sum in Accumulator.

• [1110] OUT

- Load accumulator data into output register

[1111] HLT

- Halt execution of the program.



FETCH CYCLES

SAP-1 instruction cycle:
3 clock cycles to fetch and decode
3 clock cycles to execute.

The first three states are:

1. address
2. increment
3. memory

Stage 1

- Put the PC onto the bus.
- Load that value into the MAR.

Stage 2

- Increment the PC.

Stage 3

- Put whatever is in memory at the MAR address onto the bus.
- Load it into the IR.



EXECUTE CYCLE

LDA

- Stage 4
 - Put the instruction operand onto the bus
- Load that value into the MAR
- Stage 5
 - Put whatever is in memory at the MAR address onto the bus
 - Load that value into accumulator
- Stage 6
 - NOP

ADD

- Stage 4
 - Put the instruction operand onto the bus.
 - Load that value into the MAR.
- Stage 5
 - Put whatever is in memory at the MAR address onto the bus.
 - Load that value into Register B.
- Stage 6
 - Put the value in the adder onto the bus.
 - Load that value into accumulator.

SUB

- Stage 4
 - Put the instruction operand onto the bus.
 - Load that value into the MAR.
- Stage 5
 - Put whatever is in memory at the MAR address onto the bus.
 - Load that value into Register B.
- Stage 6
 - Do subtraction rather than addition.
 - Put the value in the adder onto the bus.
 - Load that value into accumulator.



EXECUTE CYCLE

OUT

- Stage 4
 - put the accumulator in bus .
 - load the bus value in output register
- Stage 5
 - NOP
- Stage 6
 - NOP



HLT

- Stage 4
 - Halt the clock (hlt)
- Stage 5
 - NOP
- Stage 6
 - NOP





program counter

The program is stored at the beginning of the memory with the first instruction at binary address 0000, the second instruction at address 0001, the third at address 0010, and so on. sometimes called a pointer; it points to an address in memory where something important is being stored.




memory address register

The MAR stores the 4-bit address of data or instruction which are placed in memory. When the SAP-1 is running, the 4-bit address is gotten from the Program Counter through the W-bus and then stored. This stored address is sent to the RAM where data or instructions are read from



RAM

The SAP-1 makes use of a 16 x 8 RAM (16 memory locations each storing 8 bits of data). During a computer run, the RAM receives its 4-bit address from the MAR and read operation is performed. In this way the instruction or data word stored in the RAM is placed on the W bus for use in some other part of the computer.





```
0000000F 10101010 10011001 10001000 01110111 00000110 01010101 00000100 00110011 00100010 00010001 00000000 1111xxxx 1110xxxx 00100000 00011010 00000101
```

Wave - Default		Msgs															
ce_n	0																
address	0110															1010	
w_bus	00010001															01010101	




instruction register

The instruction register is part of the control unit. The contents of the instruction register are split into two nibbles. The upper nibble is a two-state output that goes directly to the block labeled "Controller sequencer"



Adder / subtractor



The adder-subtractor asynchronously adds to or subtracts a value from the the accumulator depending on the value of Su. It makes use of 2's complement to achieve this When Su is low the output of the adder-subtractor is the sum of the values in the accumulator .



	Msgs	
su	1	
eu	1	
accumulator_out	00001010	00000101
register_b_out	00000101	00000101
w_bus	00000101	00001010 00000000 00000101



register b

The B-register is a buffer register used in performing arithmetic operations. It supplies the number to be added or subtracted from the contents of the accumulator to the adder/subtractor.





output register

The output register gets and stores the value stored in the accumulator usually after the performance of an arithmetic operation. The answer that is stored in the accumulator is loaded into the output register through the W bus. This is done in the next positive clock edge when Ea is high and Lo is low. The processed data can now be displayed to the outside world.



Ring counter

. In controller we must use ring counter because the sap use six clock cycles and counter will use to determine the state



controller



The controller-sequencer sends out signals that control the computer and makes sure things happen only when they are supposed to. The 12 bit output signals from controller sequencer is called the control word which determines how the registers will react to the next positive clock edge. The controller control other block by FSM.

Those control signals are:


- Cp = Increment PC
- Ep = Enable PC output to WBUS (1 = Enable)
- Im_n = load in memory address register (0 = load)
- ce_n = Enable output of RAM data to WBUS (0 = enable)
- Li_n = Load Instruction Register from WBUS (0 = load)
- Ei_n = Enable output of address from Instruction Register to lower 4 bits of WBUS
- La_n = Load data into the accumulator from WBUS (0 = load)
- Ea = put output of accumulator to WBUS (1 = enable)
- Su = ALU operation (0 = Add, 1 = Subtract)
- Eu = Enable output of ALU to WBUS (1 = enable)
- Lb_n = Load data into Register B from WBUS (0 = load)
- Lo_n = Load data into Output Register (0 = load)
- enio = Enable output from Input Register (1 = enable)
- HLT_n = Inverse Halt operation. (0 = HALT)




Controller RTL and simulation



The figure shows the RTL netlist results for the sap1




simulation results




simulation results

The figure below shows the RTL simulation results for the sap1 when clear is low.




And when clear is high. Output is 10100011 which is in accumulator and appear at opcode 1110 .



simulation results


When $pc = 0000$ which pointer to the first location in ram and the out of ram is 0000101,
The instruction register divide it to op code=0000 which indicate to load the data from
ram to accumulator.



simulation results

When pc = 0001 which pointer to the second location in ram and the out of ram is 00011010, The instruction register divide it to op code=0001 which indicate to add.


So the data at location 1010 load to reg b and added with accumulator data in alu and then store output in accumulator



simulation results


When $pc = 0010$ which pointer to the third location in ram and the out of ram is 0010_1100 , The instruction register divide it to op code= 0010 which indicate to sub.

So the data at location 1100 load to reg b and subtract with accumulator data in alu and then store output in accumulator




simulation results

When $pc = 0011$ which pointer to the fourth location in ram and the out of ram is 1110_xxxx , The instruction register divide it to op code= 1110 which indicate to output. So the data at accumulator will be go to output register.




simulation results

RTL Flow Summary results



delay due to register



simulation results

Routing summary

Quartus Prime Lite Edition - D:/CND/sap1/sap - sap

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator

- sap.out.sdc
- sap_tb.v
- ring_counter_tb.v
- ring_counter.v
- register_b_tb.v
- register_b.v
- ram_tb.v
- ram.v
- program_counter_tb.v
- program_counter.v
- output_register_tb.v
- output_register.v

Tasks

Compilation

- Task
- Assembler (Generate program
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programme

Table of Contents

- Control Signal
- Global & Other
- Logic and Routing
- I/O Rules Section
- I/O Rules Summary
- I/O Rules Details
- I/O Rules Matrix
- Device Options
- Operating Settings
- Estimated Delay
- Summary
- Details
- Messages
- Suppressed Messages
- Timing Analyzer
- Summary
- Parallel Compilation
- SDC File List
- Clocks
- Slow 1100mV

Routing Usage Summary

	Routing Resource Type	Usage
1	Block interconnects	185 / 374,484 (< 1 %)
2	C12 interconnects	21 / 16,664 (< 1 %)
3	C2 interconnects	58 / 155,012 (< 1 %)
4	C4 interconnects	127 / 72,600 (< 1 %)
5	DQS bus muxes	0 / 30 (0 %)
6	DQS-18 I/O buses	0 / 30 (0 %)
7	DQS-9 I/O buses	0 / 30 (0 %)
8	Direct links	27 / 374,484 (< 1 %)
9	Global clocks	1 / 16 (6 %)
10	Horizontal periphery clocks	0 / 72 (0 %)
11	Local interconnects	42 / 112,960 (< 1 %)
12	Quadrant clocks	0 / 88 (0 %)
13	R14 interconnects	34 / 15,868 (< 1 %)
14	R14/C12 interconnect drivers	54 / 27,256 (< 1 %)
15	R3 interconnects	104 / 169,296 (< 1 %)
16	R6 interconnects	90 / 330,800 (< 1 %)
17	Spine clocks	1 / 480 (< 1 %)
18	Wire stub REs	0 / 20,834 (0 %)

Partition Name Netlist Type Color



simulation results

The maximum frequency to work in slow 1100mv 85c model show in the next figure:

Slow 1100mV 85C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	124.53 MHz	124.53 MHz	clk	


The maximum frequency to work in slow 1100mv 0c model show in the next figure:

Slow 1100mV 0C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	128.04 MHz	128.04 MHz	clk	




design improvement

I work to make the design work only in five clock cycle instead of six clocks so the ring counter will be as in next figure




The figure below shows the RTL simulation results for the sap1 .




design improvement

When $pc = 0000$ which pointer to the first location in ram and the out of ram is 00000110, The instruction register divide it to op code=0000 which indicate to load the data from ram to accumulator like previous simulation.




When $pc = 0001$ which pointer to the second location in ram and the out of ram is 00010001, The instruction register divide it to op code=0001 which indicate to add.




design improvement

And when op code= 0010 which indicate to sub.



When op code =1110 to output data



design improvement

At six clock cycles the maximum frequency in technique slow 1100mv 85c =124 MHZ And in technique slow 1100mv 0c =128 MHZ.

After making enhancement:

At five clock cycles the maximum frequency in technique slow 1100mv 85c =132 MHZ

Slow 1100mV 85C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	132.24 MHz	132.24 MHz	clk	

And in technique slow 1100mv 0c =136 MHZ

Slow 1100mV 0C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	136.35 MHz	136.35 MHz	clk	



Thank You

