
32-bit single cycle RISC-V design by Verilog

ABDELRAHMAN KHALED ELSAYED

Introduction

RISC-V (pronounced "risk-five") is an open-source instruction set architecture (ISA) that is gaining significant attention in the tech industry due to its flexibility, scalability, and growing ecosystem. Unlike traditional ISAs like x86 and ARM, which are proprietary, RISC-V is free and open, allowing developers and companies to use, modify, and implement it without licensing fees or restrictions. This open nature fosters innovation and collaboration, enabling a wide range of applications from small embedded systems to high-performance computing. RISC-V's modular design also allows for customization, making it an attractive choice for both academic research and commercial product development. As the demand for more adaptable and cost-effective computing solutions grows, RISC-V is poised to play a crucial role in the future of computing architecture.



Extension Instruction Set

The RISC-V architecture features 32 registers in a register file, with x0 always set to zero. Registers x1-x31 are used for operands, supporting Boolean, signed, and unsigned integer values. It can be divided into six basic instruction formats.

- ➤ R-type: Register-Register ALU instructions.
- ➤ I-type: ALU immediate instructions, load instructions.
- > S/B-types: Store instructions, comparison and branch instructions.
- > U/J-types: Jump instructions, jump and link instructions.

R-Type

The R-Type format is designed for arithmetic and logical operations that involve only registers. It includes fields for the destination register, two source registers, and a function code that specifies the exact operation to be performed.


6	5	5	5	5	6
ор	rs	rt	rd	re	funct
31					0

R-type instructions:

Funct	Name	Description	Operation
000000 (0)	sll rd, rt, shamt	shift left logical	[rd] = [rt] << shamt
000010 (2)	srl rd, rt, shamt	shift right logical	[rd] = [rt] >> shamt
000011 (3)	sra rd, rt, shamt	Shift right	[rd]=[rt]>>> shamt
		arithmetic	
000100 (4)	sllv rd, rt, rs	shift left logical	[rd]=[rt] << [rs]4:0
		variable	
000110 (6)	srlv rd, rt, rs	shift right logical	[rd]=[rt] >> [rs]4:0
		variable	
000111 (7)	srav rd, rt, rs	<u> </u>	[rd]=[rt]>>>[rs]4:0
		arithmetic variable	
001000 (8)	jr rs	jump register	PC = [rs]
001001 (9)	jalr rs	jump and link	\$ra = PC + 4, PC =
		register	[rs]
010000 (16)	mfhi rd	move from hi	[rd] = [hi]
010001 (17)	mthi rs	move to hi	[hi] = [rs]
010010 (18)	mflo rd	move from lo	[rd] = [lo]
010011 (19)	mtlo rs	move to lo	[lo] = [rs]
011000 (24)	mult rs, rt	multiply	$\{[hi], [lo]\} = [rs] \times$
			[rt]
011001 (25)	multu rs, rt	multiply unsigned	$\{[hi], [lo]\} = [rs] \times$
	11	11 11	[rt]
011010 (26)	div rs, rt	divide	[lo] = [rs]/[rt],
	1' '	1' '1 ' 1	[hi] = [rs]%[rt]
011011 (27)	divu rs, rt	divide unsigned	[lo] = [rs]/[rt], [hi]
100000 (00)	addud na m		= [rs]%[rt]
100000 (32)	add rd, rs, rt	add	[rd] = [rs] + [rt]
100001 (33)	addu rd, rs, rt	add unsigned	[rd] = [rs] + [rt]
100010 (34)	sub rd, rs, rt	subtract	[rd] = [rs] - [rt]
100011 (35)	subu rd, rs, rt	subtract unsigned	[rd] = [rs] - [rt]
100100 (36)	and rd, rs, rt	and	[rd] = [rs] & [rt]
100101 (37)	or rd, rs, rt	Or Wor	$[rd] = [rs] \mid [rt]$
100110 (38)	xor rd, rs, rt	xor	[rd] = [rs] ^ [rt]
100111 (39)	nor rd, rs, rt	nor	$[rd] = \sim ([rs] \mid [rt])$
101010 (42)	slt rd, rs, rt	set less than	[rs] < [rt] ? [rd] = 1:
101011 (40)	altund na nt	got logg than	$[rd] = 0$ $[rd] < [rt] \ge [rd] = 1$
101011 (43)	sltu rd, rs, rt	set less than	[rs] < [rt] ? [rd] = 1 : [rd] = 0
		unsigned	[1u] – U

I-Type

The I-Type format is used for instructions that require an immediate value, such as load instructions, arithmetic operations with an immediate operand, and some control instructions like environment calls.



Funct	Name	Description	Operation
001000 (8)	addi rt, rs, imm	add immediate	[rt]=[rs]+ SignImm
001001 (9)	addiu rt, rs, imm	add immediate	[rt]=[rs]+ SignImm
		unsigned	
001010 (10)	slti rt, rs, imm	set less than	[rs] <signimm?[rt]=l:0< th=""></signimm?[rt]=l:0<>
		immediate	
001011 (11)	sltiu rt, rs, imm	set less than	[rs] < SignImm? [rt] = 1
		immediate	: [rt] = 0
		unsigned	
001100 (12)	andi rt, rs, imm	and immediate	[rt]=[rs]&ZeroImm
001101 (13)	ori rt, rs, imm or	immediate	[rt] = [rs] ZeroImm
001110 (14)	xori rt, rs, imm	immediate	[rt]= [rs]^ZeroImm
	xor		
001111 (15)	lui rt, imm	load upper	[rt] = {imm, 16'b0}
		immediate	
100000 (32)	lb rt, imm(rs)	load byte	[rt] = SignExt
			([Address]7:0)
100001 (33)	lh rt, imm(rs)	load halfword	[rt] = SignExt
			([Address]15:0)
			100011 (35)
100011 (35)	lw rt, imm(rs)	load word	[rt] = [Address
100100 (36)	lbu rt, imm(rs)	load byte unsigned	[rt] = ZeroExt
		·	([Address]7:0)
100101 (37)	lhu rt, imm(rs)	load halfword	[rt] = ZeroExt
		unsigned	([Address]15:0)

J-Type

The J-Type format is used for jump instructions, including the jump and link (JAL) instruction. It features a destination register and a 20-bit immediate value that specifies the jump target address.

6	26
ор	target
31	0


Funct	Name	Description	Operation
000011 (3)	jal label	jump and link	ra = PC + 4, $PC = JTA$
000010 (2)	j label	jump	PC = JTA

B-type

The B-Type format is used for conditional branch instructions. It includes two source registers, a function code, and a sign-extended immediate value that specifies the branch target offset.

Funct	Name	Description	Operation
000001 (1) (rt = 0/1)	bltz rs, label / bgez rs, label	branch less than zero/branch greater than or equal to zero	if ([rs] < 0) PC = BTA/ if ([rs] \geq 0) PC = BTA
000100 (4)	beq rs, rt, label	branch if equal	if ([rs] == [rt]) PC = BTA
000101 (5)	bne rs, rt, label	branch if not equal	If ([rs] != [rt]) PC = BTA
000110 (6)	blez rs, label	branch if less than or equal to zero	If ([rs] \leq 0) PC = BTA
000111 (7)	bgtz rs, label	branch if greater than zero	if ([rs] > 0) PC = BTA

Architecture after adding instructions



Verilog code

```
module MIPS(
input clk,
input rst n,
output wire [3:0] write_data
    );
     wire
                      [31:0]
                                  pc out;
     wire
                      [31:0]
                                  pc jumb;
     wire
                      [31:0]
                                  pc_dash;
     wire
                                  pcplus4;
                      [31:0]
     wire
                      [31:0]
                                  pcbranch;
     wire
                      [31:0]
                                  pc_dash_dash;
     wire
                      [31:0]
                                  instra;
                      [27:0]
                                  instra shift;
     wire
     wire
                      [4:0]
                                  des_add;
                                  wr addr3 wire;
     wire
                      [4:0]
     wire
                      [31:0]
                                  result;
     wire
                      [31:0]
                                  write_data3_wire;
                      [31:0]
     wire
                                   srcA;
     wire
                      [31:0]
                                   srcA_s_or_us;
     wire
                      [31:0]
                                  read_data2_regfile;
     wire
                      [31:0]
                                  sign imm;
                                  sign_imm_shift;
     wire
                      [33:0]
     wire
                      [31:0]
                                   srcB;
     wire signed
                      [31:0]
                                  alu_res;
     wire
                                  pcsrc;
     wire
                      [31:0]
                                  read_data_mem;
     wire
                      [31:0]
                                  hi out;
     wire
                      [31:0]
                                  lo_out;
     wire
                      [31:0]
                                  div high;
                      [31:0]
                                  div low;
     wire
                      [31:0]
                                  mul high;
     wire
                                  mul low;
     wire
                      [31:0]
                      [31:0]
                                  mux high out;
     wire
     wire
                      [31:0]
                                  mux_low_out;
     wire
                      [31:0]
                                  data out from mem;
                reg_write;
   wire
   wire
                reg dst;
   wire
                alusrc;
   wire [3:0] alu control;
   wire
                zero;
                memtoreg;
   wire
                memwrite;
   wire
                branch;
   wire
   wire
                jump;
```

```
wire
               is_branch;
    wire
                jump_RT;
                is_jump;
    wire
    wire
               mfhi;
               mflo;
               mtlo;
    wire
               mthi;
    wire
               mult;
               multu;
    wire
    wire
               div;
    wire
               divu;
    wire
               1b;
               1bu:
    wire
    wire
               1h;
               lhu;
    wire
                            data_path
   mux4in select_pc_INS(
   .in1(pcplus4),
   .in2(pc_jumb),
   .in3(pcbranch),
   .in4(32'bx),
   .sel({pcsrc,jump}),
   .data_out(pc_dash)
assign pc_dash_dash=(jump_RT==1'b1)? srcA:pc_dash;
   pc_reg PC_INST (
   .clk(clk),
   .rst_n(rst_n),
   .pc_next(pc_dash_dash),
   .pc(pc_out)
   inst_mem inst_mem_INST(
   .A(pc_out),
   .RD(instra)
   .A(instra[20:16]),
   .B(instra[15:11]),
   .SEL(reg_dst),
   .OUT(des_add)
   assign is_jump= jump_RT | jump;
   assign wr_addr3_wire = (is_jump==1'b1)? 5'b11111:des add;
  reg_file reg_file_INST(
  .clk(clk),
  .rst_n(rst_n),
  .wr_en(reg_write),
.rd_addr1(instra[25:21]),
  .rd_addr2(instra[20:16]),
  .wr_addr3(wr_addr3_wire),
  .wr_data3(write_data3_wire),
  .rd_data1(srcA),
  .rd_data2(read_data2_regfile)
```

```
sign_ext sign_INS(
.instruction_mem(instra[15:0]),
.code(instra[31:26]),
.sign_imm(sign_imm)
.A(read_data2_regfile),
.B(sign_imm),
.SEL(alusrc),
.OUT(srcB)
alu ALU INS(
.op_code(alu_control),
.srca(srcA),
.srcb(srcB),
.shamt(instra[10:6]),
.alu_res(alu_res),
.zero_flag(zero)
data_mem data_mem_INS(
.clk(clk),
.rst_n(rst_n),
.wr_en(memwrite),
.addr(alu_res),
.wr_data(read_data2_regfile),
.rd_data(read_data_mem)
load_from_mem load_mem_INS(
.read_data(read_data_mem),
.lb(lb), //load byte
.lbu(lbu), //unsigned
.lh(lh),
.lhu(lhu),
.data_out_from_mem(data_out_from_mem)
branch_unit branch_unit_INS(
.rt(instra[20:16]),
.srca(srcA),
.op_code(instra[31:26]),
.zero_flag(zero),
.is_branch(is_branch)
.in1(srcA),
.in2(read_data2_regfile),
.un_signed(multu),
.high(mul_high),
.low(mul_low)
div div INS(
.in1(srcA),
.in2(read_data2_regfile),
.un_signed(divu),
.high(div_high),
.low(div_low)
```

```
mux8in sel_hi_INS(
   .in1(srcA),
   .in2(mul_high),
   .in3(div_high),
   .sel({div|divu,mult|multu,mtlo}),
   .out_data(mux_high_out)
   mux8in sel_lo_INS(
   .in1(srcA),
   .in2(mul_low),
   .in3(div_low),
   .sel({div|divu,mult|multu,mthi}),
   .out_data(mux_low_out)
   register HI_REG(
   .clk(clk),
   .rst_n(rst_n),
   .wr_en(mthi),
   .rd_en(mfhi),
   .D(mux_high_out),
   .Q(hi_out)
   register LO_REG(
   .clk(clk),
   .rst_n(rst_n),
   .wr_en(mtlo),
   .rd_en(mfhi),
   .D(mux_low_out),
   .Q(lo_out)
   mux16in select_result_INS(
   .in1(alu_res),
   .in2(data_out_from_mem),
   .in3(pcplus4),
   .in4(hi_out),
   .in5(lo_out),
   .sel({mflo,mfhi,is_jump,memtoreg}),
   .out_data(write_data3_wire)
ctrl_unit contol_INS (
.funct(instra[5:0]),
.opcode(instra[31:26]),
.mem_to_reg(memtoreg),
.mem write(memwrite),
.branch(branch),
.alu_control(alu_control),
.alu_src(alusrc),
.reg_dst(reg_dst),
.reg_write(reg_write),
.jump(jump),
.jump_RT(jump_RT),
.mfhi(mfhi),
.mflo(mflo),
.mthi(mthi),
.mtlo(mtlo),
.mult(mult),
.multu(multu),
.div(div),
.divu(divu),
.lb(lb), //load byte
.lbu(lbu), //unsigned
.lh(lh),
.lhu(lhu)
```

PC

```
module pc_reg (
input clk,
input rst_n,
input [31:0]pc_next,
output reg [31:0] pc
);

always @(posedge clk or negedge rst_n)begin
    if(!rst_n) pc<=0;
    else    pc<=pc_next;

end

endmodule</pre>
```

Instruction Memory

Register File

```
module reg_file (
    input wire
                    clk,
            wire
                    wr_en,
                    rst_n,
            wire
                    [4:0]
                            rd_addr1,
            wire
                    [4:0]
[4:0]
            wire
                            rd_addr2,
            wire
                            wr_addr3,
                    [31:0] wr_data3,
           wire
    output wire
                    [31:0] rd data1,
   output wire
                  [31:0] rd_data2
    // MIPS has 32 registers with 32 bits
    reg [31:0] register_file
                               [0:31]; //little endian
    integer i;
    always @(posedge clk or negedge rst_n)
    begin
       if(~rst_n) begin
           for(i=0;i<32;i=i+1) begin
               register_file[i]<=32'b0;</pre>
       else if(wr_en==1'b1) begin
              register_file[wr_addr3]<=wr_data3;</pre>
       else begin
           register_file[wr_addr3]<=register_file[wr_addr3];</pre>
    end
    assign rd_data1=(rd_addr1==1'b0)? 32'b0:register_file[rd_addr1];
    assign rd_data2=(rd_addr2==1'b0)? 32'b0:register_file[rd_addr2];
```

Sign Extend

```
module sign_ext(
input [15:0] instruction_mem,
input [5:0] code,
output reg [31:0] sign_imm
);
always @(*)begin
    if(code ==6'b001001 || code ==6'b001100 ||code==6'b001101 || code==6'b001110) begin // andi ori xori
        sign_imm = {16'b0,instruction_mem};
    end
    else if(code==6'b001111) begin //lui
        sign_imm = {instruction_mem,16'b0};
    end
    else begin
        sign_imm = {{16{instruction_mem[15]}},instruction_mem};
    end
end
```

Data Memory

```
module data_mem(
input clk,
input rst_n,
input wr_en,
input [9:0] addr,
input [31:0] wr_data,
output [31:0] rd_data
//reg [31:0] mem[0:1023];
//reg [7:0] mem[0:1023];
reg [7:0] mem[0:1267];
always @(posedge clk or negedge rst_n) begin
    if(∾rst_n)begin
        for(i=0;i<1024;i=i+1)begin
            mem[i]<=32'b0;
        end
    else if(wr_en)begin
        {mem[addr+3],mem[addr+2],mem[addr+1],mem[addr]}<=wr_data;
    else begin
        mem[addr]<=mem[addr];</pre>
    end
end
assign rd_data={mem[addr+3],mem[addr+2],mem[addr+1],mem[addr]};
```

ALU

```
wire
                        [3:0]
                                 op_code,
            wire
                        [31:0]
                                 srca,
            wire
                       [31:0]
                                 srcb,
                       [4:0]
            wire
                                 shamt,
                                  alu_res,
    output reg signed [31:0]
           wire
                                 zero_flag
wire
       [31:0]
                srca_unsigned;
wire
       [31:0]
                srcb_unsigned;
       [31:0]
wire
                alu_res_temp;
assign srca_unsigned=(srca[31]==1'b1)? (~srca + 1'b1):srca;
assign srcb_unsigned=(srcb[31]==1'b1)? (~srcb + 1'b1):srcb;
assign alu_res_temp= srca -
                                srcb:
    always @(*)begin
        case(op_code)
        4'b0000:
4'b0001:
                                 srca & srcb;
                    alu_res=
                    alu res=
                                 srca
                                         srcb;
        4'b0010:
                                         srcb;
                    alu_res=
                                 srca +
        4'b0011:
        4'b0100:
                                 srca ^ srcb;
                    alu_res=
                    alu res= ~(srca | srcb);
        4'b0101:
        4'b0110:
                    alu_res= alu_res_temp; //sub
```

```
4'b0111:begin//slt
                alu_res=
                           alu_res_temp;
                alu_res={{31{1'b0}},alu_res[31]};
            end
   4'b1000: begin //sltu
                alu_res= srca_unsigned - srcb_unsigned;
                alu_res={{31{1'b0}}},alu_res[31]};
             end
   4'b1001:
                alu_res= srcb << shamt ;//sll</pre>
                alu_res= srcb >> shamt
   4'b1010:
               alu_res= srcb >>> shamt ;//sra
   4'b1011:
   4'b1100:
               alu res= srcb << srca ; //sllv
   4'b1101:
               alu_res= srcb >> srca
                                        ;//srlv
   4'b1110:
               alu_res= srcb >>> srca ;//srav
   4'b1111:
   default:alu_res= srca;
end
assign zero_flag = (alu_res==32'b0)? 1'b1:1'b0;
```

Branch unit

```
module branch_unit(
                   rt,
input [31:0]
input [5:0]
                   srca,
                   op_code,
                   zero_flag,
                    is_branch
     wire [31:0] temp;
     assign temp=srca-32'b0;
     always@(*)begin
          case(op_code)
               6'b000100:begin //beg
if(zero_flag ==1'b1)
else is_branch=1'b0;
                                                    is_branch=1'b1;
               6'b000101:begin //bneg
                      if(zero_flag ==1'b0)
                                                      is_branch=1'b1;
                      else is_branch=1'b0;
                6'b000001:begin //bltz or bgez
                      if((rt==5'b0) && (temp[31]==1'b1)) is_branch=1'b1; //bltz
else if ((rt==5'b00001) && (temp[31]==1'b0)) is_branch=1'b1; //bgez
else is_branch=1'b0;
               end
               6'b000110:begin //blez

if((temp==32'b0) || (temp[31]==1'b1)) is_branch=1'b1;

else is_branch=1'b0;
               end
                6'b000111:begin //bgtz
                      if(temp[31]==1<sup>-</sup>b0)
                                                   is_branch=1'b1;
                                is_branch=1'b0;
                                     is_branch=1'b0;
               default:
```

Multiplier

```
module mult(
input [31:0] in1,
input [31:0] in2,
input un_signed,
output [31:0] high,
output [31:0] low
);

wire [63:0] res;

wire [31:0] in1_s_un;
wire [31:0] in2_s_un;

assign in1_s_un = (un_signed==1'b1)? (~in1 + 1'b1) : in1;
assign in2_s_un = (un_signed==1'b1)? (~in2 + 1'b1) : in2;

assign res = in1_s_un * in2_s_un;
assign high = res[63:32];
assign low = res[31:0];
endmodule
```

division

High and low register

```
module register(
                    clk,
                     rst_n,
                    wr_en,
                    rd_en,
           [31:0]
                    D,
           [31:0]
  reg [31:0] new_reg;
    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)
                             new_reg<=32'b0;
        else if(wr_en)
                             new_reg<=D;</pre>
                             new_reg<=new_reg;
    end
    assign Q = (rd_en==1'b1)? new_reg:32'b0;
```

Control Unit

```
module ctrl unit (
 // inputs
 input wire [5:0] funct,
 input wire [5:0] opcode,
 // outputs
 output reg mem_to_reg, //select out from mem or not
 output reg mem_write, //control to write in mem
output reg branch, //control for B type
 output reg [3:0] alu_control,
 output reg alu_src,
output reg reg_dst, //select rt,rd
output reg reg_write, //control to write in RF
output reg jump, //jumb for i type
output reg jump_RT, //jumb for R type
output reg mfhi, //move from high signal
output reg mflo, //move from low signal
output reg div, //division signal cntrol
output reg mthi, //move to high signal
output reg mthi, //move to low signal
output reg divu, //division unsigned cntrol
output reg mult, //multiplier control signal
output reg multu, //multiplier unsigned control signal
output reg lb, //load byte signal control
output reg lbu, //load unsigned byte signal control
output reg lh, //load unsigned half word signal control
output reg lhu //load unsigned half word signal control
 output reg reg_dst,
 reg [1:0] alu_op;
 reg [2:0] extra_control; //for any type not R type
 always @(*)begin
        case(opcode)
                                ********************************
                                                                      R TYPE
                    6'b000000:begin
                                        reg_write
                                                                    =1'b1;
                                                                =1 b1,
=1'b1;
=1'b0;
=1'b0;
=1'b0;
                                         reg_dst
                                        alu src
                                        branch
                                        mem_write
                                         mem_to_reg
                                                                    =1'b0;
                                         jump
                                        alu_op =2'b10;
jump_RT =1'b0;
extra_control =3'b0;
mfhi =1'b0;
                                                                   =1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
                                        mflo
                                        mthi
                                        mtlo
                                         mult
                                         multu
                                         div
                                                                     =1'b0;
                                         divu
                                                                     =1'b0;
                                         1h
                                                                     =1'b0;
                                         1bu
                                                                      =1'b0;
                                         1hu
                                  case(funct)
                                         6'b001001: begin //JALR
                                                              jump_RT
                                                                                           =1'b1;
                                                              reg write
                                                                                           =1'b1;
                                         6'b001000 : begin //jr i don't write to reg file only read ra
reg_write =1'b0;
                                                                                           =1'b1:
                                                                 jump_RT
                                         6'b010000 : begin //mfhi
                                                                 mfhi
                                                                                            =1'b1;
                                                                end
                                       6'b010010 : begin //mflo
                                                                                            =1'b1;
                                                                  mflo
```

```
6'b010001 : begin //mthi
                                                           =1'b1;
                                     mthi
                                    end
                    6'b010011 : begin //mtlo
                                                           =1'b1;
                                     mtlo
                                    end
                   6'b011000 : begin //mult
                                      mult
                                                           =1'b1;
                                      mthi
                                                           =1'b1;
                                                           =1'b1;
                                      mtlo
                   6'b011001 : begin //multu
                                     multu =1'b1;
                                                          =1'b1;
                                     mthi
                                      mtlo
                                                          =1'b1;
                   6'b011010 : begin //div
                                                           =1'b1;
                                      div
                                                           =1'b1;
                                      mthi
                                                           =1'b1;
                                      mtlo
                   6'b011011 : begin //divu
                                     divu
                                                          =1'b1;
                                     mthi
                                                         =1'b1;
                                     mtlo
                                                          =1'b1;
                endcase
                                       Load Store
6'b100011:begin //lw
               reg_write =1'b1;
reg_dst =1'b0;
alu_src =1'b1;
branch =1'b0;
mem_write =1'b0;
mem_to_reg =1'b1;
jump =1'b0;
               jump = 1'b0;
alu_op = 2'b00;
jump_RT = 1'b0;
extra_control = 3'b0;
mfhi = 1'b0;
mflo = 1'b0;
mtlo = 1'b0;
mult = 1'b0;
mult = 1'b0;
div = 1'b0;
div = 1'b0;
lb = 1'b0;
lb = 1'b0;
lh = 1'b0;
lh = 1'b0;
lh = 1'b0;
                jump
alu_op
jump_RT
                                        =1'b0;
                1hu
          end
                                      =1'b0;
=1'b0;
=1'b1;
                reg_write
                reg_dst
alu_src
                                        =1'b0;
                branch
                                      =1 b0,
=1'b1;
=1'b0;
=1'b0;
                mem write
                mem_to_reg
                alu_op
jump_RT
extra
                                        =2'b00;
                                      =1'b0;
=3'b0;
                 extra_control
                                      =1'b0;
=1'b0;
                mfhi
                mflo
                                       =1 b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
                mthi
                mtlo
                mult
                multu
                div
                divu
                                       =1 b0;
=1'b0;
=1'b0;
=1'b0;
                 1bu
                 1h
                                        =1'b0;
                 1hu
```

```
6'b001000:begin//addi
                                                                      reg_write
reg_dst
alu_src
branch
mem_write
mem_to_reg
                                                                                                                                                      -1'b1;

-1'b0;

-1'b0;

-1'b0;

-1'b0;

-1'b0;

-1'b0;

-2'b00;

-1'b0;

-1'b0;
                                                                        jump
alu_op
jump_RT
extra_control
                                                                      mfhi
mflo
mthi
mtlo
                                                                      mult
multu
div
divu
                                                                        lb
lbu
                                                                        lh
lhu
end

6'b001001:begin//addiu unsigned

reg_write =1'b1;

reg_dst =1'b6;

alu_src =1'b1;

branch =1'b0;

mem_write =1'b0;

mem_to_reg =1'b0;

jump =1'b0;

alu_op =2'b00;

jump_RT =1'b0;

extra_control =3'b0;

mfhi =1'b0;

mtlo =1'b0;

mtlo =1'b0;

mtlo =1'b0;

mtlo =1'b0;

div =1'b0;

div =1'b0;

div =1'b0;

lb =1'b0;

lb =1'b0;

lh =1'b0;

lh =1'b0;

end
  end
6'b001100 :begin //andi
reg_write
reg_dst
alu_src
branch
mem_write
mem_to_reg
jump
alu_op
jump_RT
extra_control
mefii
                                                                                                                                                             =1'b1;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=2'b00;
=3'b001; //for using and
=1'b0;
                                                                         mfhi
                                                                         mflo
mthi
                                                                        mthi
mult
multu
div
divu
lb
                                                                          1hu
                                                                                                                                                           =1'b1;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=2'b00; //sub in alu
=1'b0;
=3'b010; //for using or
=1'b0;
     6'b001101 :begin //ori
                                                                       begin //ori
reg_write
reg_dst
alu_src
branch
mem_write
mem_to_reg
jump
alu_op
                                                                        jump_RT
extra_control
mfhi
mflo
mthi
                                                                          mtlo
                                                                          mult
                                                                        mult
multu
div
divu
lb
lbu
                                                                         lh
lhu
                                                                                                                                                                   =1'b0;
=1'b0;
```

```
6'b001110 :begin //xori
                                                                                                                                                                                    =1'b1;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
=1'b0;
=2'b00; //sub in alu
=1'b0;
=3'b011; //for using or
=1'b0;
=1'b0;
=1'b0;
                                                                                                   reg_write
                                                                                                   reg_dst
                                                                                                     alu_src
                                                                                                    branch
                                                                                                  mem_write
mem_to_reg
                                                                                                   jump
alu_op
                                                                                                    jump_RT
                                                                                                  extra_control
mfhi
                                                                                                    mflo
                                                                                                                                                                                     =1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                                                   mtlo
                                                                                                    multu
                                                                                                  div
divu
                                                                                                    1bu
                                   6'b001010 :begin //slti
reg_write
                                                                                                                                                                                     =1'b1;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                                                   reg_dst
                                                                                                     alu_src
                                                                                                    branch
                                                                                                   mem_write
                                                                                                    mem_to_reg
                                                                                                   jump
alu_op
jump_RT
                                                                                                    extra_control
                                                                                                                                                                                       =3'b100;
                                                                                                                                                                                      =1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                                                   mfhi
                                                                                                    mflo
                                                                                                    mtlo
                                                                                                                                                                                     =1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                                                    mult
                                                                                                  multu
div
divu
                                                                                                                                                                                       =1'b0;
=1'b0;
=1'b0;
                                                                                                     1bu
                                       6'b001011 :begin //sltiu reg_write reg_dst alu_src branch mem_write mem_to_reg_iven
                                                                                                                                                                                           =1'b1;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
=1'b0;
=2'b00;
=1'b0;
=2'b00;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                                                          jump
alu_op
jump_RT
extra_control
                                                                                                        mfhi
mflo
mthi
                                                                                                         mtlo
mult
                                                                                                          multu
div
                                                                                                                                                                                             =1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                                                          divu
lb
                                                                                                           1bu
                                                                                                                                                                                               =1'b0:
                                                                                                          1hu
****
6'b000100:begin//beq
reg_write
reg_dst
                                                                                                                                                                                        -1'b0;

-1'b0;

-1'b0;

-1'b0;

-1'b0;

-1'b0;

-1'b0;

-2'b01;

-1'b0;

-3'b0;

-1'b0;

-1'b0
                                                                                                          alu_src
branch
                                                                                                        mem_write
mem_to_reg
                                                                                                         jump
alu_op
jump_RT
extra_control
                                                                                                        mfhi
mflo
mthi
                                                                                                         mtlo
mult
                                                                                                          multu
div
                                                                                                          divu
                                                                                                           1bu
                                                                                                           lh
lhu
```

```
6'b000101:begin//bneq
                             reg_write
                                                           =1'b0;
                                                          =1'b0;
=1'b0;
                             reg_dst
alu_src
                                                           =1'b1;
=1'b0;
                             branch
                             mem_write
                                                           =1'b0;
                             mem_to_reg
                                                           =1'b0;
                             jump
                                                            =2'b01;
                             alu_op
                             jump_RT
                                                            =1'b0;
                                                           =1 b0;
=3'b0;
=1'b0;
=1'b0;
                             extra_control
                             mfhi
                             mflo
                             mthi
                                                           =1'b0;
                                                           =1'b0;
                             mtlo
                                                           =1'b0;
=1'b0;
=1'b0;
                             mult
                             multu
                                                           =1 b0;
=1'b0;
=1'b0;
=1'b0;
                             divu
                              1b
                              1bu
                             1hu
                                                            =1'b0;
                       end
      6'b000001 :begin //bltz or bgez

reg_write =1'b0;

reg_dst =1'b0;
                                                         =1'b0;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
                             alu_src
                             branch
                             mem_write
                             mem_to_reg
                             Jump
alu_op
∴
                                                           =2'b01;
                             jump_RT
                                                           =1'b0;
                                                           =3'b0;
                             extra_control
                                                           =1'b0;
                             mfhi
                                                           =1'b0;
                             mflo
                                                           =1 b0;
=1'b0;
=1'b0;
=1'b0;
                             mthi
                             mtlo
                             mult
                             multu
                                                           =1'b0;
=1'b0;
                             div
                             divu
                                                           =1'b0;
                                                           =1'b0;
                             1bu
                                                           =1'b0;
                             1h
                             1hu
6'b000110 :begin //blez
reg_write
                                       =1'b0;
=1'b0;
=1'b1;
=1'b1;
=1'b0;
=1'b0;
=2'b01;
=1'b0;
=3'b0;
=1'b0;
                 reg_dst
alu_src
                 branch
mem_write
mem_to_reg
                 jump
                 alu_op
                 jump_RT
extra_control
                 mfhi
                 mflo
                 mthi
mtlo
                 mult
                 multu
                 divu
                 1bu
                 1hu
                 reg_write
reg_dst
alu_src
                                       =1'b0;
=1'b0;
=1'b0;
=1'b1;
=1'b1;
=1'b0;
=1'b0;
=2'b00;
=1'b0;
=3'b0;
=1'b0;
=1'b0;
=1'b0;
=1'b0;
                 branch
mem_write
mem_to_reg
                 jump
                 alu_op
jump_RT
                 extra_control
                 mfhi
                 mflo
mthi
                 mtlo
mult
                 multu
div
                                        =1'b0;
                 1h
1hu
                                        =1'b0;
=1'b0;
```


```
J TYPE
6'b000010:begin//j
             reg_write
                               =1'b0;
                               =1'b0;
=1'b0;
             reg_dst
             alu_src
                              =1'b0;
=1'b0;
=1'b0;
             branch
             mem_write
             mem_to_reg
             jump
                               =1'b1;
                               =2'b00;
             alu_op
                              =1'b0;
             jump_RT
             extra_control =3'b0;
                              =1'b0;
             mfhi
                             =1'b0;
             mflo
                              =1'b0;
=1'b0;
             mthi
             mtlo
             mult
                              =1'b0;
                             =1'b0;
             multu
                             =1'b0;
             div
                              =1'b0;
=1'b0;
             divu
             1b
                               =1'b0;
             1h
                               =1'b0;
                               =1'b0;
             1hu
6'b000011:begin//jal
reg_write
                               =1'b1;
                              =1'b0;
=1'b0;
             reg_dst
             alu_src
                              =1'b0;
             branch
             mem_write
                               =1'b0;
                               =1'b0;
=1'b1;
             mem_to_reg
             jump
             alu_op
                               =2'b00;
                               =1'b0;
             jump_RT
             extra_control =3'b0;
             mfhi
                               =1'b0;
                               =1'b0;
             mflo
             mthi
                              =1'b0;
                             =1'b0;
=1'b0;
             mtlo
             mult
                             =1'b0;
             multu
                              =1'b0;
=1'b0;
             div
             divu
                               =1'b0;
             1bu
                               =1'b0;
             1h
                               =1'b0;
             1hu
6'b001111 :begin //lui
              reg_write
                               =1'b1;
              reg_dst
                               =1'b0;
=1'b1;
              alu_src
                               =1'b0;
              branch
                               =1'b0;
=1'b0;
=1'b0;
              mem_write
              mem_to_reg
              jump
              alu_op
                               =2'b00;
=1'b0;
              jump_RT
                               =3'b000;
=1'b0;
              extra_control
              mfhi
                               =1'b0;
              mflo
                               =1'b0;
              mthi
                               =1'b0;
=1'b0;
              mtlo
              mult
              multu
                               =1'b0;
                               =1'b0;
=1'b0;
                               =1'b0;
              1bu
                               =1'b0;
              1hu
```

```
6'b100000 :begin //lb
                                                                                                                                                                   =1'b1;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
=1'b1;
=1'b0;
=2'b00;
=1'b0;
=3'b000
                                                                        reg_write
                                                                        reg_dst
                                                                        alu_src
branch
                                                                        mem_write
                                                                        mem_to_reg
                                                                        jump
alu_op
jump_RT
                                                                   | Sample | S
                                                                                                                                                                   =1 b0;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
                                                                                                                                                                       =1'b0;
                                                                        1hu
                                                                     reg_write
reg_dst
alu_src
branch
                                                                                                                                                                   =1'b0;
=1'b0;
=1'b0;
                                                                        divu
                                                                                                                                                                   =1'b1;
=1'b0;
=1'b0;
                                                                        1hu
 6'b100001 :begin //lh
                                                                                                                                                                         =1'b1;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
=1'b1;
=1'b0;
=2'b00;
=1'b0;
=3'b000
                                                                          reg_write
                                                                          reg_dst
                                                                          branch
                                                                            mem_write
                                                                             mem_to_reg
                                                                             jump
                                                                          alu_op
jump_RT
extra_control
                                                                                                                                                                           =3'b000;
                                                                                                                                                                            =1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                            mfhi
                                                                            mtlo
                                                                                                                                                                            =1'b0;
=1'b0;
                                                                            multu
                                                                                                                                                                           =1 b0;
=1'b0;
=1'b0;
=1'b0;
=1'b1;
=1'b0;
                                                                             1bu
                                                                          lh
lhu
                                                                                                                                                                        =1'b1;
=1'b0;
=1'b1;
=1'b0;
=1'b0;
=1'b1;
=1'b0;
=2'b00;
=1'b0:
                                                                     reg_write
reg_dst
alu_src
                                                                            branch
                                                                            mem_write
                                                                            mem_to_reg
                                                                          jump
alu_op
                                                                                                                                                                           =1'b0;
=3'b000;
=1'b0;
=1'b0;
                                                                            jump_RT
extra_control
                                                                            mfhi
                                                                                                                                                                             =1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                            mtlo
                                                                            mult
                                                                             multu
                                                                                                                                                                            =1'b0;
=1'b0;
=1'b0;
=1'b0;
                                                                             lb
lbu
```

```
6'b100011 :begin //
                                                               reg_write
                                                                                                             =1'b1;
                                                                reg_dst
                                                                                                             =1'b0;
                                                                alu src
                                                                                                             =1'b0;
                                                                branch
                                                                mem_write
                                                                                                             =1'b0;
                                                                mem_to_reg
                                                                jump
                                                                                                             =2'b00;
                                                                alu_op
                                                                 jump_RT
                                                                                                             =1'b0;
                                                                extra_control =3'b000;
                                                                mfhi
                                                                mflo
                                                                                                             =1'b0;
                                                                                                            =1'b0;
                                                                                                          =1'b0;
=1'b0;
                                                                mult
                                                                multu
                                                                                                             =1'b0;
                                                                divu
                                                                                                            =1'b0:
                                                                                                            =1'b0;
                                                                1b
                                                                                                            =1'b0;
                                                                1bu
                                                                                                             =1'b0;
                                                                1h
                                                                1hu
                                                                                                             =1'b0;
                              default:begin
                                                               reg write
                                                                                                      =1'b0;
                                                                reg_dst
                                                                                                            =1'b0;
                                                                alu_src
                                                                                                            =1'b0;
                                                                branch
                                                               mem_write
                                                                                                            =1'b0;
                                                                mem_to_reg
                                                                                                             =1'b0;
                                                                jump
                                                                alu_op
                                                                jump_RT
                                                                jump_ki = 3'b0;
extra_control = 3'b0;
mfhi = 1'b0;
                                                                mflo
                                                                                                             =1'b0;
                                                                mthi
                                                                                                            =1'b0;
                                                                                                            =1'b0;
                                                                mtlo
                                                                                                         =1 b0;
                                                                mult
                                                                                                            =1'b0;
                                                                multu
                                                                                                            =1'b0;
                                                                divu
                                                                                                             =1'b0;
                                                                1bu
 always @(*) begin
 casex({alu_op ,funct,extra_control})
11'b00_xxxxxx_000 :begin alu_control = 4'b0010;end //add
11'bx1_xxxxxx_000 :begin alu_control = 4'b0110;end //subtract
11'b1x_100000_000 :begin alu_control = 4'b010;end //add
11'b1x_100100_000 :begin alu_control = 4'b0110;end //subtract
11'b1x_100100_000 :begin alu_control = 4'b0000;end //and
11'b1x_100101_000 :begin alu_control = 4'b0001;end //or
11'b1x_101010_000 :begin alu_control = 4'b0010;end //slt
11'b10_100011_000 :begin alu_control = 4'b0111;end //slt
11'b10_100011_000 :begin alu_control = 4'b0110;end //sub for subu
11'b10_100111_000 :begin alu_control = 4'b010;end //xor
11'b10_100111_000 :begin alu_control = 4'b010;end //xor
11'b1x_101011_000 :begin alu_control = 4'b100;end //slt
11'b10_000000_000 :begin alu_control = 4'b100;end //slt
11'b10_000010_000 :begin alu_control = 4'b101;end //sra
11'b10_00011_000 :begin alu_control = 4'b1011;end //sra
11'b10_000110_000 :begin alu_control = 4'b1101;end //sra
11'b10_000111_000 :begin alu_control = 4'b1101;end //srav
11'b10_000111_000 :begin alu_control = 4'b110;end //srav
11'b10_000111_000 :begin alu_control = 4'b110;end //srav
11'b10_000111_000 :begin alu_control = 4'b110;end //srav
11'b10_000111_000 :begin alu_control = 4'b1100;end //srav
  11'b00_xxxxxx_000 :begin alu_control = 4'b0010;end //add
 11'bxx_xxxxxx_011 :begin alu_control = 4'b0100;end //xori
11'bxx_xxxxxx_100 :begin alu_control = 4'b0111;end //slti
11'bxx_xxxxxx_101 :begin alu_control = 4'b1000;end //sltiu
  default : alu_control = 4'b0010; //default
  endcase
  end
```

Test bench simulation results


Tast 1:



Tast 2

To test the Function Calls and Returns by using instructions like JAL, JR.

Test bench simulation results




Comments:

- ➤ Jal affects the pc as store the pc+4 in \$ra and jump to new location x0440.
- > Jr return to old location by using stored location in \$ra x041c.
- At the end of program, the values 2,3,5 will write in memory.

Tast 3


This Test is created to: Verify Conditional & Unconditional Branch Instructions: bltz, bgez, blez, bgtz, beq, bne, j, jal, jr, jalr

2-Verify the Arithmetic-Logical Instructions: add, addu, sub, subu, and, or, xor, nor, slt, sltu



Test4

This Test is created to verify the Arithmatic-Logical with Immediate Instructions: slti, sltiu, andi, xori, ori, addi, addiu





Test5

This Test is created to verify the Shift Instructions: sll, srl, sra, sllv, srlv, srav

```
addi $sp, $0, 0x7FFC
                                   # $sp is located in the Reg file at address 29
                                   # $gp is located in the Reg file at address 28
  addi $gp, $0, 0x1080
                                   # main is located at 0x0400
  jal main
  ******************************
      addi $sp, $sp, -4
                                           # Move $sp one location to store thre return address.
      sw $ra, 0($sp)
                                            # store $ra (return address of OS before starting the main funtion) on stack
      *******************************
      lui $a0, 0xA5A5
      ori $a0, $a0, 0x5A5A
                                           \# a0 = 0xA5A55A5A
      addi $a1, $0, 0xACAC
jal shift_instr
                                           # $a1 = 0x0000ACAC => $a1[4:0] = 12
      bgtz $v0, DONE
      addi $s0, $0, 0XDEAD
      - SKID
      DONE: addi $s0, $0, 0XD08E
      SKIP: Iw $ra, 0($sp)
                                           # restore $ra from stack
      addi $sp, $sp, 4
                                           # restore stack pointer
      jr $ra
                                           # return to operating system
  *************
      sīl $t0, $a0, 12
                                   # $t0 = 0xA5A5_5A5A << 12 = 0x55A5_A000
# $t1 = 0xA5A5_5A5A << 12 = 0x55A5_A000
      sllv $t1, $a0, $a1
      ori $t2, $t2, 0xA000
beq $t2, $t0, SH_NEXT1
                                   # $t2 = 0x55A5_A000
      j END
      SH_NEXT1: beq $t2, $t1, SH_NEXT2
      j END
      # $t0 = 0xA5A5_5A5A >> 12 = 0x000A_5A55
# $t1 = 0xA5A5_5A5A >> 12 = 0x000A_5A55
      srlv $t0, $a0, 12
srlv $t1, $a0, $a1
      lui $t2, 0x000A
ori $t2, $t2, 0x5A55
beq $t2, $t0, SH_NEXT3
                                   # $t2 = 0x000A 5A55
      j END
      SH NEXT3: beq $t2, $t1, SH NEXT4
      i END
      ********************************
      sra $t0, $a0, 12
                                   # $t0 = 0xA5A5_5A5A >>> 12 = 0xFFFA_5A55
      srav $t1, $a0, $a1
                                   # $t1 = 0xA5A5 5A5A >>> 12 = 0xFFFA 5A55
      lui $t2, 0xFFFA
ori $t2, $t2, 0x5A55
beq $t2, $t0, SH_NEXT5
                                   # $t2 = 0xFFFA_5A55
      j END
      SH_NEXT5: beq $t2, $t1, SH_DONE
      j END
      _
      SH_DONE: addiu $v0, $0, 0x0001
      jr $ra
      END:addu $v0, $0, $0
      ir $ra
> W pc[31:0]
                     0000000c
                                                                                    00000424
                                       0000049c
                                                      000004a0 X
                                                                     00000418
                                                                                                   00000428
                                                                                                                   0000042c
 W RD[31:0]
                     00000000
                                 00001021
                                                       03e00008
                                                                      1c400002
                                                                                     2010d08e
                     0
 wr_addr3[4:0]
                                 31
                                                                                        16
                                                                                                       31
 wr_data3[31:0]
                     00000000
                                 □ X 00000000
                                                      000004a4
                                                                      00000000
                                                                                   ffffd08e
                                                                                                    0000000c
                                                                                                                   00007ffc
 alu_res[31:0]
                     00000000
                                     00000000
                                                      00000418
                                                                      00000000
                                                                                     ffffd08e
                                                                                                    00007ff8
                                                                                                                   00007ffc
```

Elaborate and synthesis





Summary

Settings Edit

Project name: project_1

Project location: D:/projects/MIPS/project_1

Product family: Zynq-7000

Project part: xc7z010clg400-1

Top module name: MIPS

Target language: Verilog

Simulator language: Verilog

Power report

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power: 0.247 W

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 27.8°C

Thermal Margin: 57.2°C (4.9 W)

Effective 9JA: 11.5°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Medium



Utilization ^ 1	Name	Clocks (W)	Signals (W)	Data (W)	Clock Enable (W)	Logic (W)	DSP (W)	I/O (W)
∨ 0.152 W (62% of total)	N MIPS							
> I <0.001 W (<1% of total)	select_pc_INS (mux4in)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	I load_mem_INS (load_from_mem)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	LO_REG (register_0)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	I HI_REG (register)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	srcB_MUX (mux)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	sel_lo_INS (mux8in_1)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	sel_hi_INS (mux8in)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	select_result_INS (mux16in)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
> I <0.001 W (<1% of total)	I mul_INS (mult)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
■ 0.002 W (1% of total)	Leaf Cells (8)							
> 0.005 W (2% of total)	■ inst_mem_INST (inst_mem)	<0.001	0.002	0.002	<0.001	0.003	<0.001	<0.001
> 0.011 W (4% of total)	I ALU_INS (alu)	<0.001	0.005	0.005	<0.001	0.006	<0.001	<0.001
> 0.012 W (5% of total)	PC_INST (pc_reg)	<0.001	0.007	0.007	<0.001	0.005	<0.001	<0.001
0.031 W (13% of total)	I data_mem_INS (data_mem)	0.013	0.015	0.015	<0.001	0.003	<0.001	<0.001
0.038 W (16% of total)	I div_INS (div)	<0.001	0.017	0.017	<0.001	0.021	<0.001	<0.001
0.051 W (21% of total)	reg_file_INST (reg_file)	0.002	0.019	0.019	<0.001	0.03	<0.001	<0.001


Utilization

Utilization Post-Synthesis | Post-Implementation

Graph | Table

Resource	Estimation	Available	Utilization %
LUT	25415	17600	144.40
FF	9336	35200	26.52
DSP	4	80	5.00
10	6	100	6.00
BUFG	2	32	6.25

Name 1	Slice LUTs (17600)	Slice Registers (35200)	F7 Muxes (8800)	F8 Muxes (4400)	DSP s (80)	Bonded IOB (100)	BUFGCTRL (32)	
∨ N MIPS	25415	9483	4825	2224	4	6	2	
ALU_INS (alu)	4656	147	16	0	0	0	0	
data_mem_INS (data	9074	8216	4352	2176	0	0	0	
I div_INS (div)	1450	0	0	0	0	0	0	
I HI_REG (register)	0	32	0	0	0	0	0	
■ inst_mem_INST (inst	331	0	41	3	0	0	0	
LO_REG (register_0)	0	32	0	0	0	0	0	
Ioad_mem_INS (load	1	0	0	0	0	0	0	
mul_INS (mult)	47	0	0	0	4	0	0	
PC_INST (pc_reg)	717	32	32	0	0	0	0	
reg_file_INST (reg_file)	8994	1024	384	45	0	0	0	
▼ sel_hi_INS (mux8in)	53	0	0	0	0	0	0	
sel_lo_INS (mux8in_1)	32	0	0	0	0	0	0	
select_pc_INS (mux4in)	1	0	0	0	0	0	0	
select_result_INS (mu	53	0	0	0	0	0	0	
srcB_MUX (mux)	14	0	0	0	0	0	0	




Timing report

Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): 8	30.530- ns	Worst Hold Slack (WHS):	0.386 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS): 6	6041.786- ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints: 2	2224	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints: 1	18632	Total Number of Endpoints:	18632	Total Number of Endpoints:	9337

WNS

Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement
♣ Path 1	-80.530	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[28]/D	90.379	61.502	28.877	10.0
4 Path 2	-80.530	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[29]/D	90.379	61.502	28.877	10.0
♣ Path 3	-80.530	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[30]/D	90.379	61.502	28.877	10.0
♣ Path 4	-80.530	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[31]/D	90.379	61.502	28.877	10.0
Path 5	-80.077	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[23]/D	89.926	61.502	28.424	10.0
♣ Path 6	-80.054	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[25]/D	89.903	61.502	28.401	10.0
♣ Path 7	-80.054	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[26]/D	89.903	61.502	28.401	10.0
♣ Path 8	-80.036	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[27]/D	89.885	61.502	28.383	10.0
♣ Path 9	-79.730	307	308	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[15]/D	89.579	61.388	28.191	10.0
T. Dath 10	70.611	206	207	257	DC INIQTine realistic	LI DECIDOW roa roa(101/D	90.460	61 120	20 222	10.0



And When working on 100ns instead of 10ns the timing report:

Setup		Hold		Pulse Width			
Worst Negative Slack (WNS):	9.677 ns	Worst Hold Slack (WHS):	0.397 ns	Worst Pulse Width Slack (WPWS):	49.500 ns		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns		
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0		
Total Number of Endpoints:	18638	Total Number of Endpoints:	18638	Total Number of Endpoints:	9343		