


# 32-bit single cycle RISC-V design by Verilog

**ABDELRAHMAN KHALED ELSAYED**

## Introduction

RISC-V (pronounced "risk-five") is an open-source instruction set architecture (ISA) that is gaining significant attention in the tech industry due to its flexibility, scalability, and growing ecosystem. Unlike traditional ISAs like x86 and ARM, which are proprietary, RISC-V is free and open, allowing developers and companies to use, modify, and implement it without licensing fees or restrictions. This open nature fosters innovation and collaboration, enabling a wide range of applications from small embedded systems to high-performance computing. RISC-V's modular design also allows for customization, making it an attractive choice for both academic research and commercial product development. As the demand for more adaptable and cost-effective computing solutions grows, RISC-V is poised to play a crucial role in the future of computing architecture.




## Extension Instruction Set

The RISC-V architecture features 32 registers in a register file, with x0 always set to zero. Registers x1-x31 are used for operands, supporting Boolean, signed, and unsigned integer values. It can be divided into six basic instruction formats.

- R-type: Register-Register ALU instructions.
- I-type: ALU immediate instructions, load instructions.
- S/B-types: Store instructions, comparison and branch instructions.
- U/J-types: Jump instructions, jump and link instructions.

## R-Type

The R-Type format is designed for arithmetic and logical operations that involve only registers. It includes fields for the destination register, two source registers, and a function code that specifies the exact operation to be performed.




### R-type instructions:

Funct	Name	Description	Operation
<b>000000 (0)</b>	sll rd, rt, shamt	shift left logical	$[rd] = [rt] \ll \text{shamt}$
<b>000010 (2)</b>	srl rd, rt, shamt	shift right logical	$[rd] = [rt] \gg \text{shamt}$
<b>000011 (3)</b>	sra rd, rt, shamt	Shift right arithmetic	$[rd] = [rt] \ggg \text{shamt}$
<b>000100 (4)</b>	sllv rd, rt, rs	shift left logical variable	$[rd] = [rt] \ll [rs]_{4:0}$
<b>000110 (6)</b>	srlv rd, rt, rs	shift right logical variable	$[rd] = [rt] \gg [rs]_{4:0}$
<b>000111 (7)</b>	srav rd, rt, rs	shift right arithmetic variable	$[rd] = [rt] \ggg [rs]_{4:0}$
<b>001000 (8)</b>	jr rs	jump register	$PC = [rs]$
<b>001001 (9)</b>	jalc rs	jump and link register	$\$ra = PC + 4, PC = [rs]$
<b>010000 (16)</b>	mfhi rd	move from hi	$[rd] = [hi]$
<b>010001 (17)</b>	mthi rs	move to hi	$[hi] = [rs]$
<b>010010 (18)</b>	mflo rd	move from lo	$[rd] = [lo]$
<b>010011 (19)</b>	mtlo rs	move to lo	$[lo] = [rs]$
<b>011000 (24)</b>	mult rs, rt	multiply	$\{[hi], [lo]\} = [rs] \times [rt]$
<b>011001 (25)</b>	multu rs, rt	multiply unsigned	$\{[hi], [lo]\} = [rs] \times [rt]$
<b>011010 (26)</b>	div rs, rt	divide	$[lo] = [rs]/[rt], [hi] = [rs]\%[rt]$
<b>011011 (27)</b>	divu rs, rt	divide unsigned	$[lo] = [rs]/[rt], [hi] = [rs]\%[rt]$
<b>100000 (32)</b>	add rd, rs, rt	add	$[rd] = [rs] + [rt]$
<b>100001 (33)</b>	addu rd, rs, rt	add unsigned	$[rd] = [rs] + [rt]$
<b>100010 (34)</b>	sub rd, rs, rt	subtract	$[rd] = [rs] - [rt]$
<b>100011 (35)</b>	subu rd, rs, rt	subtract unsigned	$[rd] = [rs] - [rt]$
<b>100100 (36)</b>	and rd, rs, rt	and	$[rd] = [rs] \& [rt]$
<b>100101 (37)</b>	or rd, rs, rt	or	$[rd] = [rs] \mid [rt]$
<b>100110 (38)</b>	xor rd, rs, rt	xor	$[rd] = [rs] \wedge [rt]$
<b>100111 (39)</b>	nor rd, rs, rt	nor	$[rd] = \sim([rs] \mid [rt])$
<b>101010 (42)</b>	slt rd, rs, rt	set less than	$[rs] < [rt] ? [rd] = 1 : [rd] = 0$
<b>101011 (43)</b>	sltu rd, rs, rt	set less than unsigned	$[rs] < [rt] ? [rd] = 1 : [rd] = 0$

## I-Type


The I-Type format is used for instructions that require an immediate value, such as load instructions, arithmetic operations with an immediate operand, and some control instructions like environment calls.



Func	Name	Description	Operation
<b>001000 (8)</b>	addi rt, rs, imm	add immediate	[rt]=[rs]+ SignImm
<b>001001 (9)</b>	addiu rt, rs, imm	add immediate unsigned	[rt]=[rs]+ SignImm
<b>001010 (10)</b>	slti rt, rs, imm	set less than immediate	[rs]<SignImm?[rt]=1:0
<b>001011 (11)</b>	sltiu rt, rs, imm	set less than immediate unsigned	[rs]<SignImm? [rt] = 1 : [rt] = 0
<b>001100 (12)</b>	andi rt, rs, imm	and immediate	[rt]=[rs]&ZeroImm
<b>001101 (13)</b>	ori rt, rs, imm or	immediate	[rt] = [rs] ZeroImm
<b>001110 (14)</b>	xori rt, rs, imm xor	immediate	[rt]= [rs]^ZeroImm
<b>001111 (15)</b>	lui rt, imm	load upper immediate	[rt] = {imm, 16'b0}
<b>100000 (32)</b>	lb rt, imm(rs)	load byte	[rt] = SignExt ([Address]7:0)
<b>100001 (33)</b>	lh rt, imm(rs)	load halfword	[rt] = SignExt ([Address]15:0)
<b>100011 (35)</b>	lw rt, imm(rs)	load word	[rt] = [Address
<b>100100 (36)</b>	lbu rt, imm(rs)	load byte unsigned	[rt] = ZeroExt ([Address]7:0)
<b>100101 (37)</b>	lhu rt, imm(rs)	load halfword unsigned	[rt] = ZeroExt ([Address]15:0)

## J-Type

The J-Type format is used for jump instructions, including the jump and link (JAL) instruction. It features a destination register and a 20-bit immediate value that specifies the jump target address.




Func	Name	Description	Operation
<b>000011 (3)</b>	jal label	jump and link	\$ra =PC + 4, PC = JTA
<b>000010 (2)</b>	j label	jump	PC = JTA

## B-type

The B-Type format is used for conditional branch instructions. It includes two source registers, a function code, and a sign-extended immediate value that specifies the branch target offset.

Funct	Name	Description	Operation
<b>000001 (1)</b> <b>(rt = 0/1)</b>	bltz rs, label / bgez rs, label	branch less than zero/branch greater than or equal to zero	if ( $[rs] < 0$ ) PC = BTA/ if ( $[rs] \geq 0$ ) PC = BTA
<b>000100 (4)</b>	beq rs, rt, label	branch if equal	if ( $[rs] == [rt]$ ) PC = BTA
<b>000101 (5)</b>	bne rs, rt, label	branch if not equal	If ( $[rs] != [rt]$ ) PC = BTA
<b>000110 (6)</b>	blez rs, label	branch if less than or equal to zero	If ( $[rs] \leq 0$ ) PC = BTA
<b>000111 (7)</b>	bgtz rs, label	branch if greater than zero	if ( $[rs] > 0$ ) PC = BTA

## Architecture after adding instructions



## Verilog code

```
module MIPS(  
    input clk,  
    input rst_n,  
    output wire [3:0] write_data  
);  
  
    wire [31:0] pc_out;  
    wire [31:0] pc_jumb;  
    wire [31:0] pc_dash;  
    wire [31:0] pcplus4;  
    wire [31:0] pcbranch;  
    wire [31:0] pc_dash_dash;  
    wire [31:0] instra;  
    wire [27:0] instra_shift;  
    wire [4:0] des_add;  
    wire [4:0] wr_addr3_wire;  
    wire [31:0] result;  
    wire [31:0] write_data3_wire;  
    wire [31:0] srcA;  
    wire [31:0] srcA_s_or_us;  
    wire [31:0] read_data2_regfile;  
    wire [31:0] sign_imm;  
    wire [33:0] sign_imm_shift;  
    wire [31:0] srcB;  
    wire signed [31:0] alu_res;  
    wire pcsrc;  
    wire [31:0] read_data_mem;  
    wire [31:0] hi_out;  
    wire [31:0] lo_out;  
    wire [31:0] div_high;  
    wire [31:0] div_low;  
    wire [31:0] mul_high;  
    wire [31:0] mul_low;  
    wire [31:0] mux_high_out;  
    wire [31:0] mux_low_out;  
    wire [31:0] data_out_from_mem;  
  
    wire reg_write;  
    wire reg_dst;  
    wire alusrc;  
    wire [3:0] alu_control;  
    wire zero;  
    wire memtoreg;  
    wire memwrite;  
    wire branch;  
    wire jump;
```

[illegible]

```

sign_ext sign_INS(
.instruction_mem(instra[15:0]),
.code(instra[31:26]),
.sign_imm(sign_imm)
);

mux srcB_MUX(
.A(read_data2_regfile),
.B(sign_imm),
.SEL(alusrc),
.OUT(srcB)
);

alu ALU_INS(
.op_code(alu_control),
.srca(srcA),
.srca(srcB),
.shamt(instra[10:6]),
.alu_res(alu_res),
.zero_flag(zero)
);

data_mem data_mem_INS(
.clk(clk),
.rst_n(rst_n),
.wr_en(memwrite),
.addr(alu_res),
.wr_data(read_data2_regfile),
.rd_data(read_data_mem)
);

load_from_mem load_mem_INS(
.read_data(read_data_mem),
.lb(lb), //load byte
.lbu(lbu), //unsigned
.lh(lh),
.lhu(lhu),
.data_out_from_mem(data_out_from_mem)
);

branch_unit branch_unit_INS(
.rt(instra[20:16]),
.srca(srcA),
.op_code(instra[31:26]),
.zero_flag(zero),
.is_branch(is_branch)
);

mult mul_INS(
.in1(srcA),
.in2(read_data2_regfile),
.un_signed(multu),
.high(mul_high),
.low(mul_low)
);

div div_INS(
.in1(srcA),
.in2(read_data2_regfile),
.un_signed(divu),
.high(div_high),
.low(div_low)
);

```



```

mux8in sel_hi_INS(
.in1(srcA),
.in2(mul_high),
.in3(div_high),
.sel({div|divu,mult|multu,mtlo}),
.out_data(mux_high_out)
);

mux8in sel_lo_INS(
.in1(srcA),
.in2(mul_low),
.in3(div_low),
.sel({div|divu,mult|multu,mthi}),
.out_data(mux_low_out)
);

register HI_REG(
.clk(clk),
.rst_n(rst_n),
.wr_en(mthi),
.rd_en(mfhi),
.D(mux_high_out),
.Q(hi_out)
);

register LO_REG(
.clk(clk),
.rst_n(rst_n),
.wr_en(mtlo),
.rd_en(mfhi),
.D(mux_low_out),
.Q(lo_out)
);

mux16in select_result_INS(
.in1(alu_res),
.in2(data_out_from_mem),
.in3(pcplus4),
.in4(hi_out),
.in5(lo_out),
.sel({mflo,mfhi,is_jump,memtoreg}),
.out_data(write_data3_wire)
);
/*****
| | | | | controller
*****/

ctrl_unit contol_INS (
.funct(instra[5:0]),
.opcode(instra[31:26]),
.mem_to_reg(memtoreg),
.mem_write(memwrite),
.branch(branch),
.alu_control(alu_control),
.alu_src(alusrc),
.reg_dst(reg_dst),
.reg_write(reg_write),
.jump(jump),
.jump_RT(jump_RT),
.mfhi(mfhi),
.mflo(mflo),
.mthi(mthi),
.mtlo(mtlo),
.mult(mult),
.multu(multu),
.div(div),
.divu(divu),
.lb(lb), //load byte
.lbu(lbu), //unsigned
.lh(lh),
.lhu(lhu)
);

```



## Register File

```
module reg_file (  
    input wire clk,  
    input wire wr_en,  
    input wire rst_n,  
    input wire [4:0] rd_addr1,  
    input wire [4:0] rd_addr2,  
    input wire [4:0] wr_addr3,  
    input wire [31:0] wr_data3,  
    output wire [31:0] rd_data1,  
    output wire [31:0] rd_data2  
);  
  
    // MIPS has 32 registers with 32 bits  
  
    reg [31:0] register_file [0:31]; //little endian  
    integer i;  
  
    always @(posedge clk or negedge rst_n)  
    begin  
        if(~rst_n) begin  
            for(i=0;i<32;i=i+1) begin  
                register_file[i]<=32'b0;  
            end  
        end  
        else if(wr_en==1'b1) begin  
            register_file[wr_addr3]<=wr_data3;  
        end  
        else begin  
            register_file[wr_addr3]<=register_file[wr_addr3];  
        end  
    end  
  
    assign rd_data1=(rd_addr1==1'b0)? 32'b0:register_file[rd_addr1];  
    assign rd_data2=(rd_addr2==1'b0)? 32'b0:register_file[rd_addr2];  
  
endmodule
```

## Sign Extend

```
module sign_ext(  
    input [15:0] instruction_mem,  
    input [5:0] code,  
    output reg [31:0] sign_imm  
);  
    always @(*)begin  
        if(code ==6'b001001 || code ==6'b001100 ||code==6'b001101 || code==6'b001110) begin // andi ori xori  
            sign_imm = {16'b0,instruction_mem};  
        end  
        else if(code==6'b001111) begin //lui  
            sign_imm = {instruction_mem,16'b0};  
        end  
        else begin  
            sign_imm = {{16{instruction_mem[15]}},instruction_mem};  
        end  
    end  
end  
  
endmodule
```

## Data Memory

```
module data_mem(
    input clk,
    input rst_n,
    input wr_en,
    input [9:0] addr,
    input [31:0] wr_data,
    output [31:0] rd_data

);
//reg [31:0] mem[0:1023];

//reg [7:0] mem[0:1023];
reg [7:0] mem[0:1267];

integer i;

always @(posedge clk or negedge rst_n) begin
    if(~rst_n)begin
        for(i=0;i<1024;i=i+1)begin
            mem[i]<=32'b0;
        end
    end
    else if(wr_en)begin
        {mem[addr+3],mem[addr+2],mem[addr+1],mem[addr]}<=wr_data;

    end
    else begin
        mem[addr]<=mem[addr];
    end
end

assign rd_data={mem[addr+3],mem[addr+2],mem[addr+1],mem[addr]};

endmodule
```

## ALU

```
module alu (
    input wire [3:0] op_code,
    input wire [31:0] srca,
    input wire [31:0] srcb,
    input wire [4:0] shamt,

    output reg signed [31:0] alu_res,
    output wire zero_flag
);

wire [31:0] srca_unsigned;
wire [31:0] srcb_unsigned;
wire [31:0] alu_res_temp;

assign srca_unsigned=(srca[31]==1'b1)? (~srca + 1'b1):srca;
assign srcb_unsigned=(srcb[31]==1'b1)? (~srcb + 1'b1):srcb;
assign alu_res_temp= srca - srcb;

always @(*)begin
    case(op_code)
        4'b0000: alu_res= srca & srcb;
        4'b0001: alu_res= srca | srcb;
        4'b0010: alu_res= srca + srcb;
        4'b0011: alu_res= srca - srcb;
        4'b0100: alu_res= srca ^ srcb;
        4'b0101: alu_res= ~(srca | srcb);
        4'b0110: alu_res= alu_res_temp; //sub
    endcase
end
```

```

4'b0111:begin//slt
    alu_res= alu_res_temp;
    alu_res={{31{1'b0}},alu_res[31]};
end
4'b1000: begin //sltu
    alu_res= srca_unsigned - srcb_unsigned ;
    alu_res={{31{1'b0}},alu_res[31]};
end
4'b1001: alu_res= srcb << shamt ;//sll
4'b1010: alu_res= srcb >> shamt ;//slr
4'b1011: alu_res= srcb >>> shamt ;//sra
4'b1100: alu_res= srcb << srca ; //sllv
4'b1101: alu_res= srcb >> srca ;//srlv
4'b1110: alu_res= srcb >>> srca ;//snav
4'b1111: ;
default:alu_res= srca ;
endcase
end

assign zero_flag = (alu_res==32'b0)? 1'b1:1'b0;

```

```
endmodule
```

## Branch unit

```

module branch_unit(
    input [4:0] rt,
    input [31:0] srca,
    input [5:0] op_code,
    input zero_flag,

    output reg is_branch
);

wire [31:0] temp;

assign temp=srca-32'b0;

always@(*)begin
    case(op_code)
        6'b000100:begin //beg
            if(zero_flag ==1'b1) is_branch=1'b1;
            else is_branch=1'b0;
        end

        6'b000101:begin //bneg
            if(zero_flag ==1'b0) is_branch=1'b1;
            else is_branch=1'b0;
        end

        6'b000001:begin //bltz or bgez
            if((rt==5'b0) && (temp[31]==1'b1)) is_branch=1'b1; //bltz
            else if ((rt==5'b00001) && (temp[31]==1'b0)) is_branch=1'b1; //bgez
            else is_branch=1'b0;
        end

        6'b000110:begin //blez
            if((temp==32'b0) || (temp[31]==1'b1)) is_branch=1'b1;
            else is_branch=1'b0;
        end

        6'b000111:begin //bgtz
            if(temp[31]==1'b0) is_branch=1'b1;
            else is_branch=1'b0;
        end
        default: is_branch=1'b0;
    endcase
end

endmodule

```

## Multiplier

```
module mult(
input    [31:0] in1,
input    [31:0] in2,
input          un_signed,
output    [31:0] high,
output    [31:0] low
);

    wire    [63:0]    res;

    wire    [31:0]    in1_s_un;
    wire    [31:0]    in2_s_un;

    assign in1_s_un =(un_signed==1'b1)? (~in1 + 1'b1) : in1;
    assign in2_s_un =(un_signed==1'b1)? (~in2 + 1'b1) : in2;

    assign res  =   in1_s_un *   in2_s_un;
    assign high = res[63:32];
    assign low  = res[31:0];

endmodule
```

## division

```
module div(
input    [31:0] in1,
input    [31:0] in2,
input          un_signed,
output    [31:0] high,
output    [31:0] low
);

    wire    [31:0]    in1_s_un;
    wire    [31:0]    in2_s_un;

    assign in1_s_un =(un_signed==1'b1)? (~in1 + 1'b1) : in1;
    assign in2_s_un =(un_signed==1'b1)? (~in2 + 1'b1) : in2;

    assign low  =   in1_s_un / in2_s_un;
    assign high= in1_s_un % in2_s_un;

endmodule
```

## High and low register

```
module register(
input          clk,
input          rst_n,
input          wr_en,
input          rd_en,
input    [31:0] D,
output    [31:0] Q
);

    reg [31:0] new_reg;
    always @(posedge clk or negedge rst_n)begin
        if(~rst_n)    new_reg<=32'b0;
        else if(wr_en)    new_reg<=D;
        else            new_reg<=new_reg;
    end

    assign Q = (rd_en==1'b1)?    new_reg:32'b0;

endmodule
```

```

module ctrl_unit (
// inputs
input wire [5:0] funct,
input wire [5:0] opcode,
// outputs
output reg mem_to_reg, //select out from mem or not
output reg mem_write,  //control to write in mem
output reg branch,     //control for B type
output reg [3:0] alu_control,
output reg alu_src,
output reg reg_dst,    //select rt,rd
output reg reg_write,  //control to write in RF
output reg jump,       //jumb for i type
output reg jump_RT,    //jumb for R type
output reg mfhi,       //move from high signal
output reg mflo,       //move from low signal
output reg div,        //division signal cntrol
output reg mthi,       //move to high signal
output reg mtlo,       //move to low signal
output reg divu,       //division unsigned cntrol
output reg mult,       //multiplier control signal
output reg multu,      //multiplier unsigned control signal
output reg lb,         //load byte signal control
output reg lbu,        //load unsigned byte signal control
output reg lh,         //load half word signal control
output reg lhu         //load unsigned half word signal control

);

reg [1:0] alu_op;
reg [2:0] extra_control; //for any type not R type
always @(*)begin

case(opcode)
/******
R TYPE
*****/

6'b000000:begin
    reg_write   =1'b1;
    reg_dst     =1'b1;
    alu_src     =1'b0;
    branch      =1'b0;
    mem_write   =1'b0;
    mem_to_reg  =1'b0;
    jump        =1'b0;
    alu_op      =2'b10;
    jump_RT     =1'b0;
    extra_control=3'b0;
    mfhi        =1'b0;
    mflo        =1'b0;
    mthi        =1'b0;
    mtlo        =1'b0;
    mult        =1'b0;
    multu       =1'b0;
    div         =1'b0;
    divu        =1'b0;
    lb          =1'b0;
    lbu         =1'b0;
    lh          =1'b0;
    lhu         =1'b0;
case(funct)
6'b001001: begin //JALR
    jump_RT     =1'b1;
    reg_write   =1'b1;
end
6'b001000 : begin //jr i don't write to reg file only read ra
    reg_write   =1'b0;
    jump_RT     =1'b1;
end
6'b010000 : begin //mfhi
    mfhi        =1'b1;
end
6'b010010 : begin //mflo
    mflo        =1'b1;
end

```

```

        6'b010001 : begin //mthi
            mthi      =1'b1;
        end
        6'b010011 : begin //mtlo
            mtlo      =1'b1;
        end
        6'b011000 : begin //mult
            mult       =1'b1;
            mthi       =1'b1;
            mtlo       =1'b1;
        end
        6'b011001 : begin //multu
            multu      =1'b1;
            mthi       =1'b1;
            mtlo       =1'b1;
        end
        6'b011010 : begin //div
            div        =1'b1;
            mthi       =1'b1;
            mtlo       =1'b1;
        end
        6'b011011 : begin //divu
            divu       =1'b1;
            mthi       =1'b1;
            mtlo       =1'b1;
        end
    endcase
end

/*****
Load Store
*****/

6'b100011:begin //lw
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b1;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control  =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

6'b101011:begin//sw
    reg_write      =1'b0;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b1;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control  =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

```



```
/******
```

```
I TYPE
```

```
******/
```

```
6'b001000:begin//addi
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src         =1'b1;
    branch         =1'b0;
    mem_write       =1'b0;
    mem_to_reg      =1'b0;
    jump           =1'b0;
    alu_op          =2'b00;
    jump_RT        =1'b0;
    extra_control   =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

6'b001001:begin//addiu unsigned
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src         =1'b1;
    branch         =1'b0;
    mem_write       =1'b0;
    mem_to_reg      =1'b0;
    jump           =1'b0;
    alu_op          =2'b00;
    jump_RT        =1'b0;
    extra_control   =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

6'b001100 :begin //andi
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src         =1'b1;
    branch         =1'b0;
    mem_write       =1'b0;
    mem_to_reg      =1'b0;
    jump           =1'b0;
    alu_op          =2'b00;
    jump_RT        =1'b0;
    extra_control   =3'b001; //for using and
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

6'b001101 :begin //ori
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src         =1'b1;
    branch         =1'b0;
    mem_write       =1'b0;
    mem_to_reg      =1'b0;
    jump           =1'b0;
    alu_op          =2'b00; //sub in alu
    jump_RT        =1'b0;
    extra_control   =3'b010; //for using or
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end
```

```

6'b001110 :begin //xori
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b00; //sub in alu
    jump_RT        =1'b0;
    extra_control  =3'b011; //for using or
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

```

```

6'b001010 :begin //slti
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control  =3'b100;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

```

```

6'b001011 :begin //sltiu
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control  =3'b101;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

```

/\*\*\*\*\*

Branch

\*\*\*\*\*/

```

6'b000100:begin//beq
    reg_write      =1'b0;
    reg_dst        =1'b0;
    alu_src        =1'b0;
    branch         =1'b1;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b01;
    jump_RT        =1'b0;
    extra_control  =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

```

```

6'b000101:begin//bneq
    reg_write      =1'b0;
    reg_dst        =1'b0;
    alu_src        =1'b0;
    branch         =1'b1;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b01;
    jump_RT        =1'b0;
    extra_control   =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

6'b000001 :begin //bltz or bgez
    reg_write      =1'b0;
    reg_dst        =1'b0;
    alu_src        =1'b0;
    branch         =1'b1;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b01;
    jump_RT        =1'b0;
    extra_control   =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

6'b000110 :begin //blez
    reg_write      =1'b0;
    reg_dst        =1'b0;
    alu_src        =1'b0;
    branch         =1'b1;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b01;
    jump_RT        =1'b0;
    extra_control   =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

6'b000111 :begin //bgtz
    reg_write      =1'b0;
    reg_dst        =1'b0;
    alu_src        =1'b0;
    branch         =1'b1;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control   =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
end

```

```
/*****
```

```
J TYPE
```

```
*****/
```

```
6'b000010:begin//j
    reg_write      =1'b0;
    reg_dst        =1'b0;
    alu_src        =1'b0;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b1;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control  =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
```

```
end
```

```
6'b000011:begin//jal
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b0;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b1;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control  =3'b0;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
```

```
end
```

```
/*****
```

```
load
```

```
*****/
```

```
6'b001111 :begin //lui
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b0;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control  =3'b000;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;
```

```
end
```

```

6'b100000 :begin //lb
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b1;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control   =3'b000;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b1;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b0;

end

```

```

6'b100100 :begin //lbu
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b1;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control   =3'b000;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b1;
    lh             =1'b0;
    lhu            =1'b0;

end

```

```

6'b100001 :begin //lh
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b1;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control   =3'b000;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b1;
    lhu            =1'b0;

end

```

```

6'b100101 :begin //lhu
    reg_write      =1'b1;
    reg_dst        =1'b0;
    alu_src        =1'b1;
    branch         =1'b0;
    mem_write      =1'b0;
    mem_to_reg     =1'b1;
    jump           =1'b0;
    alu_op         =2'b00;
    jump_RT        =1'b0;
    extra_control   =3'b000;
    mfhi           =1'b0;
    mflo           =1'b0;
    mthi           =1'b0;
    mtlo           =1'b0;
    mult           =1'b0;
    multu          =1'b0;
    div            =1'b0;
    divu           =1'b0;
    lb             =1'b0;
    lbu            =1'b0;
    lh             =1'b0;
    lhu            =1'b1;

end

```

```

        6'b100011 :begin //
            reg_write      =1'b1;
            reg_dst        =1'b0;
            alu_src         =1'b1;
            branch          =1'b0;
            mem_write       =1'b0;
            mem_to_reg      =1'b1;
            jump            =1'b0;
            alu_op          =2'b00;
            jump_RT         =1'b0;
            extra_control    =3'b000;
            mfhi            =1'b0;
            mflo            =1'b0;
            mthi            =1'b0;
            mtlo            =1'b0;
            mult             =1'b0;
            multu           =1'b0;
            div             =1'b0;
            divu            =1'b0;
            lb              =1'b0;
            lbu             =1'b0;
            lh              =1'b0;
            lhu             =1'b0;
        end

        default:begin
            reg_write      =1'b0;
            reg_dst        =1'b0;
            alu_src         =1'b0;
            branch          =1'b0;
            mem_write       =1'b0;
            mem_to_reg      =1'b0;
            jump            =1'b0;
            alu_op          =2'b00;
            jump_RT         =1'b0;
            extra_control    =3'b0;
            mfhi            =1'b0;
            mflo            =1'b0;
            mthi            =1'b0;
            mtlo            =1'b0;
            mult             =1'b0;
            multu           =1'b0;
            div             =1'b0;
            divu            =1'b0;
            lb              =1'b0;
            lbu             =1'b0;
            lh              =1'b0;
            lhu             =1'b0;
        end
    endcase
end

always @(*) begin

    casex({alu_op ,funct,extra_control})

        11'b00_xxxxxx_000 :begin alu_control = 4'b0010;end //add
        11'bx1_xxxxxx_000 :begin alu_control = 4'b0110;end //subtract
        11'b1x_100000_000 :begin alu_control = 4'b0010;end //add
        11'b1x_100010_000 :begin alu_control = 4'b0110;end //subtract
        11'b1x_100100_000 :begin alu_control = 4'b0000;end //and
        11'b1x_100101_000 :begin alu_control = 4'b0001;end //or
        11'b1x_101010_000 :begin alu_control = 4'b0111;end //slt
        11'b10_100001_000 :begin alu_control = 4'b0010;end //add for addu
        11'b10_100011_000 :begin alu_control = 4'b0110;end //sub for subu
        11'b10_100110_000 :begin alu_control = 4'b0100;end //xor
        11'b10_100111_000 :begin alu_control = 4'b0101;end //nor
        11'b1x_101011_000 :begin alu_control = 4'b1000;end //sltu
        11'b10_000000_000 :begin alu_control = 4'b1001;end //sll
        11'b10_000010_000 :begin alu_control = 4'b1010;end //srl
        11'b10_000011_000 :begin alu_control = 4'b1011;end //sra
        11'b10_000100_000 :begin alu_control = 4'b1100;end //sllv
        11'b10_000110_000 :begin alu_control = 4'b1101;end //srlv
        11'b10_000111_000 :begin alu_control = 4'b1110;end //srav
        11'bx_000000_001 :begin alu_control = 4'b0000;end //andi
        11'bx_000000_010 :begin alu_control = 4'b0001;end //ori
        11'bx_000000_011 :begin alu_control = 4'b0100;end //xori
        11'bx_000000_100 :begin alu_control = 4'b0111;end //slti
        11'bx_000000_101 :begin alu_control = 4'b1000;end //sltiu

        default : alu_control = 4'b0010; //default


    endcase
end

endmodule

```


# Test bench simulation results

## Tast 1:




## Test 2

To test the Function Calls and Returns by using instructions like JAL, JR.



## Test bench simulation results



## Comments:

- Jal affects the pc as store the pc+4 in \$ra and jump to new location x0440.
- Jr return to old location by using stored location in \$ra x041c.
- At the end of program, the values 2,3,5 will write in memory.



## Tast 3

This Test is created to: Verify Conditional & Unconditional Branch Instructions: bltz, bgez, blez, bgtz, beq, bne, j, jal, jr, jalr

2-Verify the Arithmetic-Logical Instructions: add, addu, sub, subu, and, or, xor, nor, slt, sltu

```
addi $sp, $0, 0x7FFC      # $sp is located in the Reg file at address 29
addi $gp, $0, 0x1080      # $gp is located in the Reg file at address 28
jal main                  # main is located at 0x0400
#####
main:
    addi $sp, $sp, -4      # Move $sp one location to store thre return address.
    sw $ra, 0($sp)         # store $ra (return address of OS before starting the main funtion) on stack
    #####
    addi $a0, $0, 0xFFFF  # $a0=-4
    addi $a1, $0, 0xFFFF0 # $a1=-16
    addi $a2, $0, 0xFFFF6 # $a2=-10
    addi $a3, $0, 0xFFD8   # $a3=-40
    jal signed_diffofsums  # $v0=[(-4)+(-16)]-[(-10)+(-40)]=30
    addi $s1, $0, 0x001E
    beq $v0, $s1, Next1
    j ERROR
    #####
Next1: addi $a0, $0, 0x2710 # $a0=10,000
    addi $a1, $0, 0x07D0   # $a1=2,000
    addi $a2, $0, 0x1B58   # $a2=7,000
    addi $a3, $0, 0x1B58   # $a3=7,000
    addi $s7, $0, unsigned_diffofsums # $v0=[(10,000)+(2,000)]-[(7,000)+(7,000)]=-2,000
    jalr $s7
    addi $s2, $0, 0xF830
    bne $v0, $s2, ERROR
    #####
    lui $a0, $0, 0xA5A5
    ori $a0, $a0, 0x5A5A   # $a0 = 0xA5A5A5A5
    lui $a1, $0, 0xAAAA
    ori $a1, $a1, 0x5555   # $a1 = 0xAAAA5555
    jal logical_op
    lui $s3, $0, 0x5A5A
    ori $s3, $s3, 0xA5A5   # $s3 = 0x5A5AA5A5
    beq $v1, $s3, DONE
    #####
ERROR: addi $s0, $0, 0xDEAD
    j SKIP
DONE:  addi $s0, $0, 0XD08E
SKIP:  lw $ra, 0($sp)      # restore $ra from stack
    addi $sp, $sp, 4      # restore stack pointer
    jr $ra                # return to operating system
    #####
signed_diffofsums:
    addi $sp, $sp, -4      # make space on stack to store one register
    sw $s0, 0($sp)        # save $s0 on stack
    add $t0, $a0, $a1      # $t0 = f + g
    add $t1, $a2, $a3      # $t1 = h + i
    sub $s0, $t0, $t1      # result = (f + g) - (h + i)
    add $v0, $s0, $0       # put return value in $v0
    lw $s0, 0($sp)        # restore $s0 from stack
    addi $sp, $sp, 4      # deallocate stack space
    jr $ra                # return to caller
unsigned_diffofsums:
    addu $t0, $a0, $a1     # $t0 = f + g
    addu $t1, $a2, $a3     # $t1 = h + i
```

pc[31:0]	00000470	00000	000004e8	0000045c	00000460	00000464	00000470
RD[31:0]	2010d08e	01600	03e00008	3c135a5a	3673a5a5	10730002	2010d08e
wr_addr3[4:0]	16	3	31		19		16
wr_data3[31:0]	ffffd08e	5a5a0	000004ec	5a5a0000	5a5aa5a5	00000000	ffffd08e
alu_res[31:0]	ffffd08e	5a5a0	0000045c	5a5a0000	5a5aa5a5	00000000	ffffd08e

## Test4

This Test is created to verify the Arithmetic-Logical with Immediate Instructions: slti, sltiu, andi, xori, ori, addi, addiu

```
addi $sp, $0, 0x7FFC      # $sp is located in the Reg file at address 29
addi $gp, $0, 0x1080      # $gp is located in the Reg file at address 28
jal main                  # main is located at 0x0400
#####
main:
    addi $sp, $sp, -4      # Move $sp one location to store three return address.
    sw $ra, 0($sp)        # store $ra (return address of OS before starting the main funtion) on stack
    #####
    lui $a0, 0xA5A5
    ori $a0, $a0, 0x5A5A   # $a0 = 0xA5A5A5A5 (unsinged=+2,779,077,210) or (singed=-0x5A5A_A5A6=-1,515,890,086)
    jal arith_add_imm
    bgtz $v0, NEXT
    j ERROR
NEXT: jal logical_op_imm
    lui $s3, 0x5A5A
    ori $s3, $s3, 0xA5A5   # $s3 = 0x5A5A5A5A
    beq $v1, $s3, DONE
    #####
    ERROR: addi $s0, $0, 0XDEAD
    j SKIP
    DONE: addi $s0, $0, 0XD08E
    SKIP: lw $ra, 0($sp)   # restore $ra from stack
    addi $sp, $sp, 4      # restore stack pointer
    jr $ra                # return to operating system
    #####
arith_add_imm:
    addi $t0, $a0, 0xAAAA   # $t0 = 0xA5A6_0504, # $t0 = (-1,515,890,086+43,690 = 1,515,846,396 = -0x5A59_FAF) (-0x0504_FAF = -84,212,476)
    addiu $t1, $a0, 0xAAAA   # $t1 = 0xA5A6_0504, # $t1 = (+2,779,077,210+43,690 = 2,779,120,900)
    lui $t2, 0xA5A6
    ori $t2, $t2, 0x0504
    beq $t0, $t2, NEXT_ADD
    j END_ADD
    NEXT_ADD: beq $t1, $t2, NEXT2_ADD
    j END_ADD
    NEXT2_ADD: addiu $v0, $t3, 0x0001
    jr $ra
    END_ADD: addiu $v0, $0, 0x0000
    jr $ra
logical_op_imm:
    andi $t0, $a0, 0x5555   # $a0 = 0xA5A5A5A5, $t0 = 0x00005050
    xori $t1, $t0, 0x5A5A   # $t1 = 0x0000A0A0
    ori $t2, $t1, 0x0505    # $t2 = 0x00005A5A
    nor $t3, $t1, $t2       # $t3 = 0xFFFFA5A5
    lui $t3, 0x5A5A        # $t3 = 0x5A5AA5A5
    slti $t4, $t0, 0x0A0A   # $t4 = 0x1
    bgtz $t4, OK
    j END
    OK: sltiu $t5, $t0, 0xFFFF # $t5 = 0x0
    bgez $t5, OK2
    j END
    OK2: addu $v1, $t3, $0
    jr $ra
    END: addu $v1, $0, $0
    jr $ra
```

pc[31:0]	00000434	000004a0	00000420	00000424	00000428	00000434
RD[31:0]	2010d08e	03e00008	3c13ffff	3673a5a5	10730002	2010d08e
wr_addr3[4:0]	16	31		19		16
wr_data3[31:0]	ffffd08e	000004a4	ffff0000	ffffa5a5	00000000	ffffd08e
alu_res[31:0]	ffffd08e	00000420	ffff0000	ffffa5a5	00000000	ffffd08e



## Test5

This Test is created to verify the Shift Instructions: sll, srl, sra, sllv, srlv, srav

```
addi $sp, $0, 0x7FFC      # $sp is located in the Reg file at address 29
addi $gp, $0, 0x1080      # $gp is located in the Reg file at address 28
jal main                  # main is located at 0x0400
#####
main:
    addi $sp, $sp, -4      # Move $sp one location to store the return address.
    sw $ra, 0($sp)         # store $ra (return address of OS before starting the main function) on stack
    #####
    lui $a0, 0xA5A5
    ori $a0, $a0, 0x5A5A   # $a0 = 0xA5A5A5A5
    addi $a1, $0, 0xACAC   # $a1 = 0x0000ACAC => $a1[4:0] = 12
    jal shift_instr
    bgtz $v0, DONE
    #####
    addi $s0, $0, 0xDEAD
    j SKIP
DONE: addi $s0, $0, 0xD08E
SKIP: lw $ra, 0($sp)       # restore $ra from stack
    addi $sp, $sp, 4       # restore stack pointer
    jr $ra                 # return to operating system
#####
shift_instr:
    sll $t0, $a0, 12       # $t0 = 0xA5A5_5A5A << 12 = 0x55A5_A000
    sllv $t1, $a0, $a1     # $t1 = 0xA5A5_5A5A << 12 = 0x55A5_A000
    lui $t2, 0x55A5
    ori $t2, $t2, 0xA000   # $t2 = 0x55A5_A000
    beq $t2, $t0, SH_NEXT1
    j END
SH_NEXT1: beq $t2, $t1, SH_NEXT2
    j END
    #####
SH_NEXT2:
    srl $t0, $a0, 12       # $t0 = 0xA5A5_5A5A >> 12 = 0x000A_5A55
    srlv $t1, $a0, $a1     # $t1 = 0xA5A5_5A5A >> 12 = 0x000A_5A55
    lui $t2, 0x000A
    ori $t2, $t2, 0x5A55   # $t2 = 0x000A_5A55
    beq $t2, $t0, SH_NEXT3
    j END
SH_NEXT3: beq $t2, $t1, SH_NEXT4
    j END
    #####
SH_NEXT4:
    sra $t0, $a0, 12       # $t0 = 0xA5A5_5A5A >>> 12 = 0xFFFFA_5A55
    srav $t1, $a0, $a1     # $t1 = 0xA5A5_5A5A >>> 12 = 0xFFFFA_5A55
    lui $t2, 0xFFFFA
    ori $t2, $t2, 0x5A55   # $t2 = 0xFFFFA_5A55
    beq $t2, $t0, SH_NEXT5
    j END
SH_NEXT5: beq $t2, $t1, SH_DONE
    j END
    #####
SH_DONE: addiu $v0, $0, 0x0001
    jr $ra
END: addu $v0, $0, $0
    jr $ra
```

> pc[31:0]	0000000c	00000049c	0000004a0	000000418	000000424	000000428	00000042c
> RD[31:0]	00000000	00001021	03e00008	1c400002	2010d08e	8fbf0000	23bd0004
> wr_addr3[4:0]	0	31	2	31	0	16	31
> wr_data3[31:0]	00000000	00000000	000004a4	00000000	ffffd08e	0000000c	00007ffc
> alu_res[31:0]	00000000	00000000	00000418	00000000	ffffd08e	00007ff8	00007ffc

Elaborate and synthesis



Summary

Settings

Edit

Project name:

project\_1

Project location:

D:/projects/MIPS/project\_1

Product family:

Zynq-7000

Project part:

xc7z010clg400-1

Top module name:

MIPS

Target language:

Verilog

Simulator language:

Verilog

Power report

Power estimation from Synthesized netlist. Activity derived from constraints files, simulation files or vectorless analysis. Note: these early estimates can change after implementation.

Total On-Chip Power:

0.247 W

Design Power Budget:

Not Specified

Power Budget Margin:

N/A

Junction Temperature:

27.8°C

Thermal Margin:

57.2°C (4.9 W)

Effective  $\theta$ JA:

11.5°C/W

Power supplied to off-chip devices:

0 W

Confidence level:

Medium

On-Chip Power

62%

38%

Dynamic: 0.152 W (62%)

10% Clocks: 0.015 W (10%)

43% Signals: 0.065 W (43%)

46% Logic: 0.070 W (46%)

DSP: <0.001 W (<1%)

I/O: 0.002 W (0%)

Device Static: 0.095 W (38%)

Utilization	Name	Clocks (W)	Signals (W)	Data (W)	Clock Enable (W)	Logic (W)	DSP (W)	I/O (W)
0.152 W (62% of total)	MIPS							
<0.001 W (<1% of total)	select_pc_INS (mux4in)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
<0.001 W (<1% of total)	load_mem_INS (load_from_mem)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
<0.001 W (<1% of total)	LO_REG (register_0)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
<0.001 W (<1% of total)	HI_REG (register)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
<0.001 W (<1% of total)	srcB_MUX (mux)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
<0.001 W (<1% of total)	sel_lo_INS (mux8in_1)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
<0.001 W (<1% of total)	sel_hi_INS (mux8in)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
<0.001 W (<1% of total)	select_result_INS (mux16in)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
<0.001 W (<1% of total)	mul_INS (mult)	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001	<0.001
0.002 W (1% of total)	Leaf Cells (8)							
0.005 W (2% of total)	inst_mem_INST (inst_mem)	<0.001	0.002	0.002	<0.001	0.003	<0.001	<0.001
0.011 W (4% of total)	ALU_INS (alu)	<0.001	0.005	0.005	<0.001	0.006	<0.001	<0.001
0.012 W (5% of total)	PC_INST (pc_reg)	<0.001	0.007	0.007	<0.001	0.005	<0.001	<0.001
0.031 W (13% of total)	data_mem_INS (data_mem)	0.013	0.015	0.015	<0.001	0.003	<0.001	<0.001
0.038 W (16% of total)	div_INS (div)	<0.001	0.017	0.017	<0.001	0.021	<0.001	<0.001
0.051 W (21% of total)	reg_file_INST (reg_file)	0.002	0.019	0.019	<0.001	0.03	<0.001	<0.001

Utilization


Utilization

Post-Synthesis | Post-Implementation

Graph | Table

Resource	Estimation	Available	Utilization %
LUT	25415	17600	144.40
FF	9336	35200	26.52
DSP	4	80	5.00
IO	6	100	6.00
BUFG	2	32	6.25

Name	Slice LUTs (17600)	Slice Registers (35200)	F7 Muxes (8800)	F8 Muxes (4400)	DSP s (80)	Bonded IOB (100)	BUFGCTRL (32)
▼ MIPS	25415	9483	4825	2224	4	6	2
ALU_INS (alu)	4656	147	16	0	0	0	0
data_mem_INS (data_...	9074	8216	4352	2176	0	0	0
div_INS (div)	1450	0	0	0	0	0	0
HI_REG (register)	0	32	0	0	0	0	0
inst_mem_INST (inst_...	331	0	41	3	0	0	0
LO_REG (register_0)	0	32	0	0	0	0	0
load_mem_INS (load_...	1	0	0	0	0	0	0
mul_INS (mult)	47	0	0	0	4	0	0
PC_INST (pc_reg)	717	32	32	0	0	0	0
reg_file_INST (reg_file)	8994	1024	384	45	0	0	0
sel_hi_INS (mux8in)	53	0	0	0	0	0	0
sel_lo_INS (mux8in_1)	32	0	0	0	0	0	0
select_pc_INS (mux4in)	1	0	0	0	0	0	0
select_result_INS (mu...	53	0	0	0	0	0	0
srcB_MUX (mux)	14	0	0	0	0	0	0





# Timing report


## Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 80.530- ns	Worst Hold Slack (WHS): 0.386 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 6041.786- ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 2224	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 18632	Total Number of Endpoints: 18632	Total Number of Endpoints: 9337

Timing constraints are not met.

## WNS

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement
Path 1	-80.530	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[28]/D	90.379	61.502	28.877	10.0
Path 2	-80.530	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[29]/D	90.379	61.502	28.877	10.0
Path 3	-80.530	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[30]/D	90.379	61.502	28.877	10.0
Path 4	-80.530	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[31]/D	90.379	61.502	28.877	10.0
Path 5	-80.077	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[23]/D	89.926	61.502	28.424	10.0
Path 6	-80.054	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[25]/D	89.903	61.502	28.401	10.0
Path 7	-80.054	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[26]/D	89.903	61.502	28.401	10.0
Path 8	-80.036	308	309	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[27]/D	89.885	61.502	28.383	10.0
Path 9	-79.730	307	308	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[15]/D	89.579	61.388	28.191	10.0
Path 10	-76.644	308	307	257	PC_INST/pc_reg[5]/C	HI_REG/new_reg_reg[10]/D	89.460	61.128	28.332	10.0



And When working on 100ns instead of 10ns the timing report:

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 9.677 ns	Worst Hold Slack (WHS): 0.397 ns	Worst Pulse Width Slack (WPWS): 49.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 18638	Total Number of Endpoints: 18638	Total Number of Endpoints: 9343