

---

# Microprocessor Design

---

Prepared By

Abdelrahman Khaled EL-sayed

Supervised by

**Dr. Eslam Tawfik**

## Table of Contents

1. Introduction .....	5
1.1 specification.....	5
1.2 The features in sap-1 computer are.....	5
2. Architecture .....	5
2.1 program counter.....	6
2.1.1 RTL viewer.....	7
2.1.2 program counter simulation.....	7
2.2 memory address register.....	7
2.2.1 RTL viewer.....	7
2.2.2 simulation .....	8
2.3 RAM .....	8
2.3.1 RTL viewer.....	8
2.3.2 simulation .....	8
2.4 instruction register.....	9
2.4.1 RTL viewer.....	9
2.4.2 simulation .....	9
2.5 Accumulator .....	9
2.5.1 RTL viewer.....	10
2.5.2 simulation .....	10
2.6 Adder / subtractor.....	10
2.6.1 RTL viewer.....	10
2.6.2 simulation .....	11
2.7 register b .....	11
2.7.1 RTL viewer.....	11
2.7.2 simulation .....	11
2.8 output register.....	12
2.8.1 RTL viewer.....	12
2.8.2 simulation .....	12
2.9 controller.....	12
2.9.1 simulation .....	13
2.9.2 RTL viewer.....	14
3.Instruction set .....	15
4.Instruction format .....	15

5.Machine cycle and Instruction cycle .....	16
5.1FETCH CYCLE .....	17
5.2EXECUTE CYCLE.....	17
6.results.....	19
6.1RTL viewer results.....	19
6.2RTL simulation results.....	20
6.2.1The different cases: .....	21
6.3 reporting.....	24
6.3.1RTL Flow Summary results.....	24
6.3.2fan out of control signal.....	25
6.3.4delay due to register.....	25
6.3.5the routing summary.....	26
6.3.6 the power report:.....	26
6.3.7 timing report .....	26
7.design improvement .....	28

## Table of figures

Figure1 -0-1shows the architecture of SAP-1 .....	6
Figure 1-0-2 program counter RTL.....	7
Figure 1-0-3 program counter simulation .....	7
Figure 1-0-4 memory address RTL.....	7
Figure 1-0-5 memory address register simulation .....	8
Figure 1-0-6 RAM.....	8
Figure 1-0-7 RAM RTL .....	8
Figure 1-0-8 RAM simulation.....	8
Figure 1-0-9 instruction register RTL .....	9
Figure 1-0-10 instruction register simulation.....	9
Figure 1-0-11 accumulator RTL.....	10

Figure 1-0-12 accumulator simulation .....	10
Figure 1-0-13 adder subtractor RTL .....	10
Figure 1-0-14 adder subtractor simulation .....	11
Figure 1-0-15 register B RTL.....	11
Figure 1-0-16 register B simulation .....	11
Figure 1-0-17 output register.....	12
Figure 1-0-18 output register simulation.....	12
Figure 1-0-19 controller simulation .....	13
Figure 20 ring counter .....	16
Figure 21 instruction cycle .....	16
Figure 22 rtl netlist sap1 .....	19
Figure 23 RTL simulation .....	21
Figure 24 flow summary results.....	24

# 1. Introduction

## 1.1 specification

Simple as Possible (SAP) computers in general were designed to introduce beginners to some of the crucial ideas behind computer operations. SAP computers are classified into stages, each stage more evolved and considering more advanced concepts in computer architecture than the previous.

The Simple-As-Possible (SAP)-1 computer is a very basic model of a microprocessor explained by Albert Paul Malvino. The SAP-1 computer is the first stage in this evolution. Its primary purpose is to develop a basic understanding of how a computer works, interacts with memory and other parts of the system like input and output. The instruction set is very limited and is simple.

## 1.2 The features in sap-1 computer are

- W bus 8 bit.
- 16 bytes memory.
- Registers - are accumulator and B-register each of 8 bits.
- Program counter.
- Memory Address Register.
- Adder/Subtracter.
- Control Unit
- Simple Output

In this project, we implement a SAP-1 computer using Verilog , write a testbench for each block and check functionality of the design ,also analysis the timing reports , Fitter Resource Report and get the netlist viewer .

# 2. Architecture

Figure 1-1 shows the architecture of SAP-1, a bus-organized computer. All register outputs to the 8 bit W-bus are three states; this allows orderly transfer of data. The layout of Fig. 1-1 emphasizes the registers used in SAP- 1.




Figure 1 -0-1 shows the architecture of SAP-1

## 2.1 program counter

The program is stored at the beginning of the memory with the first instruction at binary address 0000, the second instruction at address 0001, the third at address 0010, and so on. sometimes called a pointer; it points to an address in memory where something important is being stored.

The program counter, which is part of the control unit, counts from 0000 to 1111. The program counter is reset to 0000 before each computer run. The program counter is then incremented to get 0001. After the first instruction is fetched and executed, the program counter sends address 0001 to the memory. Again the program counter is incremented. After the second instruction is fetched and executed, the program counter sends address 0010 to the memory.

### 2.1.1 RTL viewer




Figure 1-0-2 program counter RTL

### 2.1.2 program counter simulation




Figure 1-0-3 program counter simulation

### 2.2 memory address register

The MAR stores the 4-bit address of data or instruction which are placed in memory. When the SAP-1 is running, the 4-bit address is gotten from the Program Counter through the W-bus and then stored. This stored address is sent to the RAM where data or instructions are read from.

#### 2.2.1 RTL viewer




Figure 1-0-4 memory address RTL

## 2.2.2 simulation



Figure 1-0-5 memory address register simulation

## 2.3 RAM

The SAP-1 makes use of a 16 x 8 RAM (16 memory locations each storing 8 bits of data). The RAM can be programmed by means of the address and data switches allowing you to write to the memory before a computer run. During a computer run, the RAM receives its 4-bit address from the MAR and read operation is performed. In this way the instruction or data word stored in the RAM is placed on the W bus for use in some other part of the computer. The ram appear in the figure 1-16.



Figure 1-0-6 RAM

### 2.3.1 RTL viewer




Figure 1-0-7 RAM RTL

### 2.3.2 simulation




Figure 1-0-8 RAM simulation

## 2.4 instruction register

The instruction register is part of the control unit. The contents of the instruction register are split into two nibbles. The upper nibble is a two-state output that goes directly to the block labeled "Controller sequencer". The lower nibble goes directly to the bus . the two nibbles indicate the op code and data interface.

### 2.4.1 RTL viewer




Figure 1-0-9 instruction register RTL

### 2.4.2 simulation



Figure 1-0-10 instruction register simulation

## 2.5 Accumulator

The accumulator is an 8-bit buffer register that stores intermediate answers during a computer run. The accumulator has two outputs. The two-state output goes directly to the adder-subtractor and the three-state output goes to the bus. This implies that the 8-bit accumulator word continuously drives the adder- subtractor but only appears on the W bus when ea is high.

### 2.5.1 RTL viewer




Figure 1-0-11 accumulator RTL

### 2.5.2 simulation




Figure 1-0-12 accumulator simulation

## 2.6 Adder / subtractor

The adder-subtractor asynchronously adds to or subtracts a value from the the accumulator depending on the value of Su. It makes use of 2's complement to achieve this When Su is low the output of the adder-subtractor is the sum of the values in the accumulator .

### 2.6.1 RTL viewer




Figure 1-0-13 adder subtractor RTL

## 2.6.2 simulation




Figure 1-0-14 adder subtractor simulation

## 2.7 register b

The B-register is a buffer register used in performing arithmetic operations. It supplies the number to be added or subtracted from the contents of the accumulator to the adder/subtractor. When data is available at the bus and Lb is low, at the positive clock edge, B register gets and stores the data.

### 2.7.1 RTL viewer




Figure 1-0-15 register B RTL

### 2.7.2 simulation





Figure 1-0-16 register B simulation

## 2.8 output register


The output register gets and stores the value stored in the accumulator usually after the performance of an arithmetic operation. The answer that is stored in the accumulator is loaded into the output register through the W bus. This is done in the next positive clock edge when Ea is high and Lo is low. The processed data can now be displayed to the outside world.

### 2.8.1 RTL viewer



*Figure 1-0-17 output register*


### 2.8.2 simulation



*Figure 1-0-18 output register simulation*


## 2.9 controller

The controller-sequencer sends out signals that control the computer and makes sure things happen only when they are supposed to. The 12 bit output signals from controller-sequencer is called the control word which determines how the registers will react to the next positive clock edge. The controller control other block by FSM. In controller we must use ring counter because the sap use six clock cycles and counter will use to determine the state. the ring counter RTL appear at the figure 1-19



- Those control signals are:
  - Cp = Increment PC
  - Ep = Enable PC output to WBUS (1 = Enable)
  - lm\_n = load in memory address register(0 = load)
  - ce\_n = Enable output of RAM data to WBUS (0 = enable)
  - Li\_n = Load Instruction Register from WBUS (0 = load)
  - Ei\_n = Enable output of address from Instruction Register to lower 4 bits of WBUS
  - La\_n = Load data into the accumulator from WBUS (0 = load)
  - Ea = put output of accumulator to WBUS (1 = enable)
  - Su = ALU operation (0 = Add, 1 = Subtract)
  - Eu = Enable output of ALU to WBUS (1 = enable)
  - Lb\_n = Load data into Register B from WBUS (0 = load)
  - Lo\_n = Load data into Output Register (0 = load)
  - enio = Enable output from Input Register (1 = enable)
  - HLT\_n = Inverse Halt operation. (0 = HALT)

### 2.9.1 simulation



*Figure 1-0-19 controller simulation*

## 2.9.2 RTL viewer





Figure 1-20 controller RTL

### 3.Instruction set

The SAP-1 has four operations that it can perform:

- [0000] LDA \$X: Load the value at memory location \$X into Accumulator.
- [0001] ADD \$X: Load the value at memory location \$X into register b and Add the value at memory location \$X to Accumulator and store the sum in Accumulator.
- [0010] SUB \$X: Load the value at memory location \$X into register b and sub the value at memory location \$X to Accumulator and store the sum in Accumulator.
- [1110] OUT: Load accumulator data into output register
- [1111] HLT: Halt execution of the program.

### 4.Instruction format



Complete code includes opcode and operand.

The instruction format of SAP-1 Computer is (XXXX) (XXXX)

The first four bits make the op-code while the last four bits make the operand (address).

Example:

**LDA FH = 0000 1111**  
**ADD EH = 0001 1110**  
**HLT = 1111 XXXX**

## 5.Machine cycle and Instruction cycle

SAP1 has six T-states (three fetch and three execute cycles). All instructions require all the six T-states for execution. The unused T-state is marked as No Operation (NOP) cycle. Each T-state is called a machine cycle for SAP1. A ring counter is used to generate a T-state at every falling edge of clock pulse. The ring counter show at figure 2.0.




Figure 20 ring counter

The ring counter output is reset after the 6th T-state. the instruction cycles shows in the figure 2.0.




Figure 21 instruction cycle

For SAP-1:           FETCH CYCLE – T1, T2, T3 machine cycle

                 EXECUTE CYCLE - T4, T5, T6 machine cycle.

                 Instruction cycle = Machine cycle

                 Instruction cycle = Fetch cycle + Execution cycle

                 One instruction is executed in one instruction cycle

## 5.1FETCH CYCLE

- All Instructions

Stage 0	Stage 1	Stage 2
<ul style="list-style-type: none"><li>▪ Put the PC onto the bus.</li><li>▪ Load that value into the MAR.</li></ul>	<ul style="list-style-type: none"><li>▪ Increment the PC.</li></ul>	<ul style="list-style-type: none"><li>▪ Put whatever is in memory at the MAR address onto the bus.</li><li>▪ Load it into the IR.</li></ul>

After the first three stages, the actions performed during the next three differ depending on the instruction, and some of the instructions do nothing at all.

## 5.2EXECUTE CYCLE

- LDA

Stage 3	Stage 4	Stage 5
<ul style="list-style-type: none"><li>▪Put the instruction operand onto the bus</li><li>▪Load that value into the MAR</li></ul>	<ul style="list-style-type: none"><li>▪Put whatever is in memory at the MAR address onto the bus</li><li>▪Load that value into accumulator</li></ul>	<ul style="list-style-type: none"><li>▪NOP</li></ul>

- ADD

Stage 3	Stage 4	Stage 5
<ul style="list-style-type: none"><li>▪Put the instruction operand onto the bus.</li><li>▪Load that value into the MAR.</li></ul>	<ul style="list-style-type: none"><li>▪Put whatever is in memory at the MAR address onto the bus.</li><li>▪Load that value into Register B.</li></ul>	<ul style="list-style-type: none"><li>▪Put the value in the adder onto the bus.</li><li>▪Load that value into accumulator.</li></ul>

- **SUB**

Stage 3	Stage 4	Stage 5
<ul style="list-style-type: none"><li>▪ Put the instruction operand onto the bus.</li><li>▪ Load that value into the MAR.</li></ul>	<ul style="list-style-type: none"><li>▪ Put whatever is in memory at the MAR address onto the bus.</li><li>▪ Load that value into Register B.</li></ul>	<ul style="list-style-type: none"><li>▪ Do subtraction rather than addition.</li><li>▪ Put the value in the adder onto the bus.</li><li>▪ Load that value into accumulator.</li></ul>

- **Out**

Stage 3	Stage 4	Stage 5
<ul style="list-style-type: none"><li>▪ put the accumulator in bus .</li><li>▪ load the bus value in output register</li></ul>	<ul style="list-style-type: none"><li>▪ NOP</li></ul>	<ul style="list-style-type: none"><li>◦ NOP</li></ul>

- **HLT**

Stage 3	Stage 4	Stage 5
<ul style="list-style-type: none"><li>▪ Halt the clock (<b>hlt</b>)</li></ul>	<ul style="list-style-type: none"><li>▪ NOP</li></ul>	<ul style="list-style-type: none"><li>◦ NOP</li></ul>

## 6.results

### 6.1RTL viewer results

The figure below shows the RTL netlist results for the sap1.







Figure 22 rtl netlist sap1


After expand all block the figure is



## 6.2RTL simulation results



The figure below shows the RTL simulation results for the sap1 when clear is low.



And when clear is high. Output is 10100011 which is in accumulator and appear at opcode 1110 .





Figure 23 RTL simulation


#### 6.2.1 The different cases:

When pc =0000 which pointer to the first location in ram and the out of ram is 0000101, The instruction register divide it to op code=0000 which indicate to load the data from ram to accumulator.




When pc =0001 which pointer to the second location in ram and the out of ram is 00011010, The instruction register divide it to op code=0001 which indicate to add.

So the data at location 1010 load to reg b and added with accumulator data in alu and then store output in accumulator




When  $pc = 0010$  which pointer to the third location in ram and the out of ram is  $0010\_1100$ , The instruction register divide it to op code=0010 which indicate to sub.

So the data at location 1100 load to reg b and subtract with accumulator data in alu and then store output in accumulator



When  $pc = 0011$  which pointer to the fourth location in ram and the out of ram is  $1110\_xxxx$ , The instruction register divide it to op code=1110 which indicate to output.

So the data at accumulator will be go to output register.



## The output file:

```
time= 165, output_register =00000000
time= 355, ram_output =1111xxxx
time= 345, program_counter =zzzz
time= 345, memory_address_register_output =0100
time= 355, ram_output =1111xxxx
time= 315, address =zzzz
time= 305, op_code =1110
time= 275, accumulator_to_alu =10100011
time= 10, accumulator_bus =zzzzzzzz
time= 275, alu_out =zzzzzzzz
time= 265, regb_out =01110111
time= 165, output_register =00000000
time= 365, op_code =1111
time= 365, accumulator_bus =10100011
time= 365, ram_output =zzzzzzzz
time= 345, program_counter =zzzz
time= 345, memory_address_register_output =0100
time= 365, ram_output =zzzzzzzz
time= 315, address =zzzz
time= 365, op_code =1111
time= 275, accumulator_to_alu =10100011
time= 365, accumulator_bus =10100011
time= 275, alu_out =zzzzzzzz
time= 265, regb_out =01110111
time= 165, output_register =00000000
time= 375, output_register =10100011
time= 375, accumulator_bus =zzzzzzzz
time= 345, program_counter =zzzz
time= 345, memory_address_register_output =0100
time= 365, ram_output =zzzzzzzz
time= 315, address =zzzz
time= 365, op_code =1111
time= 275, accumulator_to_alu =10100011
time= 375, accumulator_bus =zzzzzzzz
time= 275, alu_out =zzzzzzzz
time= 265, regb_out =01110111
time= 375, output_register =10100011
time= 455, program_counter =0110
time= 405, memory_address_register_output =0101
time= 425, ram_output =zzzzzzzz
time= 315, address =zzzz
time= 425, op_code =1010
time= 275, accumulator_to_alu =10100011
time= 375, accumulator_bus =zzzzzzzz
time= 275, alu_out =zzzzzzzz
time= 265, regb_out =01110111
time= 385, output_register =00000000
time= 465, memory_address_register_output =0110
time= 465, program_counter =zzzz
time= 465, memory_address_register_output =0110
time= 425, ram_output =zzzzzzzz
time= 315, address =zzzz
time= 425, op_code =1010
time= 275, accumulator_to_alu =10100011
time= 375, accumulator_bus =zzzzzzzz
time= 275, alu_out =zzzzzzzz
time= 265, regb_out =01110111
time= 385, output_register =00000000
time= 475, ram_output =00010001
time= 465, program_counter =zzzz
time= 465, memory_address_register_output =0110
time= 475, ram_output =00010001
time= 315, address =zzzz
time= 425, op_code =1010
time= 275, accumulator_to_alu =10100011
time= 375, accumulator_bus =zzzzzzzz
time= 275, alu_out =zzzzzzzz
time= 575, accumulator_to_alu =-00010000
time= 375, accumulator_bus =zzzzzzzz
time= 575, alu_out =zzzzzzzz
time= 565, regb_out =00181100
time= 385, output_register =00000000
time= 585, memory_address_register_output =1000
time= 585, program_counter =zzzz
time= 585, program_counter =zzzz
time= 585, memory_address_register_output =1000
time= 565, ram_output =zzzzzzzz
time= 555, address =zzzz
time= 545, op_code =0010
time= 575, accumulator_to_alu =-00010000
time= 375, accumulator_bus =zzzzzzzz
time= 575, alu_out =zzzzzzzz
time= 565, regb_out =00181100
time= 385, output_register =00000000
time= 595, ram_output =-00110011
time= 585, program_counter =zzzz
time= 585, memory_address_register_output =1000
time= 595, ram_output =-00110011
time= 555, address =zzzz
time= 545, op_code =0010
time= 575, accumulator_to_alu =-00010000
time= 375, accumulator_bus =zzzzzzzz
time= 575, alu_out =zzzzzzzz
time= 565, regb_out =00181100
```

## 6.3 reporting

### 6.3.1 RTL Flow Summary results





Figure 24 flow summary results



## 6.3.2 fan out of control signal.

The screenshot shows the Quartus Prime Lite Edition interface with the project 'sap' open. The 'Compilation Report - sap' window is active, displaying the 'Control Signals' table of contents. The table lists various control signals with their names, locations, fan-out counts, usage types, and other properties. A significant number of signals have a fan-out count of 62, such as 'clk' at location PIN\_M16 and 'clr\_n' at location PIN\_N16.

	Name	Location	Fan-Out	Usage	Global	Global Resource Used	Global Line Name	Enable Signal Source
1	clk	PIN_M16	62	Clock	yes	Global Clock	GCLK10	--
1	clr_n	PIN_N16	38	Async. c.c. clear	no	--	--	--
1	controller_sequencer:C_Slce_n	FF_X84_Y9_N29	24	Output enable	no	--	--	--
1	controller_sequencer:C_Slce_n=1	MLABCELL_X84_Y9_N54	2	Clock enable	no	--	--	--
1	controller_sequencer:C_Sle_n	FF_X84_Y9_N44	8	Output enable	no	--	--	--
1	controller_sequencer:C_Slep	FF_X83_Y9_N2	9	Output enable	no	--	--	--
1	controller_sequencer:C_Sieu	FF_X83_Y9_N26	25	Output ... load	no	--	--	--
1	controller_sequencer:C_Slia_n	LABCELL_X83_Y9_N54	4	Clock enable	no	--	--	--
1	controller_sequencer:C_Slia_n	FF_X83_Y9_N11	14	Clock enable	no	--	--	--
1*	controller_sequencer:C_Slib_n	FF_X84_Y9_N26	8	Clock enable	no	--	--	--
11	controller_sequencer:C_Slim_n	FF_X84_Y9_N4	4	Clock enable	no	--	--	--
11	controller_sequencer:C_Slim_n=1	MLABCELL_X84_Y9_N36	3	Clock enable	no	--	--	--
11	controller_sequencer:C_Slio_n	FF_X84_Y9_N59	8	Sync. clear	no	--	--	--
11	controller_sequencer:C_Sring_counter:c state[5]	FF_X84_Y9_N17	12	Sync. clear	no	--	--	--
11	instruction_register:ir[4]~1	MLABCELL_X82_Y8_N3	8	Clock enable	no	--	--	--

## 6.3.4 delay due to register

The screenshot shows the Quartus Prime Lite Edition interface with the project 'sap' open. The 'Compilation Report - sap' window is active, displaying the 'Estimated Delay Added for Hold Timing Details' table of contents. This table lists various registers and their corresponding source and destination registers along with the estimated delay added for hold time. The largest delays are seen in the controller sequencer and program counter sections.

	Source Register	Destination Register	Delay Added in ns
1	controller_sequencer:C_Sring_counter:c state[3]	controller_sequencer:C_Sring_counter:c state[4]	0.730
1	program_counter:PC count[2]	program_counter:PC count[3]	0.714
1	controller_sequencer:C_Sring_counter:c state[0]	controller_sequencer:C_Sring_counter:c state[1]	0.704
1	controller_sequencer:C_Sring_counter:c state[5]	controller_sequencer:C_Sring_counter:c state[1]	0.684
1	program_counter:PC count[0]	program_counter:PC count[2]	0.674
1	controller_sequencer:C_Sring_counter:c state[4]	controller_sequencer:C_Sring_counter:c state[0]	0.656
1	controller_sequencer:C_Sring_counter:c state[1]	controller_sequencer:C_Sring_counter:c state[2]	0.645
1	program_counter:PC count[1]	program_counter:PC count[2]	0.638
1	controller_sequencer:C_Sring_counter:c state[2]	controller_sequencer:C_Sring_counter:c state[1]	0.635
1*	accumulator:ACC accumulator_reg[4]	accumulator:ACC accumulator_reg[4]	0.273
11	accumulator:ACC accumulator_reg[6]	accumulator:ACC accumulator_reg[7]	0.268
11	controller_sequencer:C_Slia_n	controller_sequencer:C_Slia_n	0.256
11	accumulator:ACC accumulator_reg[2]	accumulator:ACC accumulator_reg[2]	0.215
11	register_bREGB register_reg[2]	accumulator:ACC accumulator_reg[2]	0.144
12	register_bREGB register_reg[1]	accumulator:ACC accumulator_reg[2]	0.144
11	accumulator:ACC accumulator_reg[1]	accumulator:ACC accumulator_reg[2]	0.144

Note: This table only shows the top 35 path(s) that have the largest delay added for hold.

The screenshot shows the Quartus Prime Lite Edition interface with the project 'sap' open. The 'Compilation Report - sap' window is active, displaying the 'Estimated Delay Added for Hold Timing Details' table of contents. This table lists various registers and their corresponding source and destination registers along with the estimated delay added for hold time. The largest delays are seen in the controller sequencer and program counter sections.

	Source Register	Destination Register	Delay Added in ns
1*	accumulator:ACC accumulator_reg[5]	accumulator:ACC accumulator_reg[7]	0.123
11	accumulator:ACC accumulator_reg[7]	accumulator:ACC accumulator_reg[7]	0.110
11	program_counter:PC count[3]	memory_addresses_register:MAR register[3]	0.106
11	controller_sequencer:C_Sle_n	memory_addresses_register:MAR register[2]	0.085
11	register_bREGB register_reg[4]	accumulator:ACC accumulator_reg[4]	0.081
11	register_bREGB register_reg[3]	accumulator:ACC accumulator_reg[4]	0.081
11	register_bREGB register_reg[7]	accumulator:ACC accumulator_reg[7]	0.055
11	register_bREGB register_reg[6]	accumulator:ACC accumulator_reg[7]	0.055
11	register_bREGB register_reg[5]	accumulator:ACC accumulator_reg[7]	0.055
1*	controller_sequencer:C_Sieu	accumulator:ACC accumulator_reg[7]	0.039
11	instruction_register:ir[4]	controller_sequencer:C_Slia_n	0.019
11	instruction_register:ir[5]	controller_sequencer:C_Slia_n	0.019
11	instruction_register:ir[6]	controller_sequencer:C_Slia_n	0.019
11	instruction_register:ir[7]	controller_sequencer:C_Slia_n	0.019
11	clr_n	controller_sequencer:C_Slia_n	0.019

Note: This table only shows the top 35 path(s) that have the largest delay added for hold.

### 6.3.5 the routing summary.

The screenshot shows the Quartus Prime Lite Edition interface with the title bar "Quartus Prime Lite Edition - D:/CND/sap1/sap - sap". The main window displays the "Compilation Report - sap" for the file "ram.v". The left sidebar shows the "Project Navigator" with files like "sap.out.sdc", "sap\_tb.v", "ring\_counter\_tb.v", "ring\_counter.v", "register\_b\_tb.v", "register\_b.v", "ram\_tb.v", "ram.v", "program\_counter\_tb.v", "program\_counter.v", "output\_register\_tb.v", and "output\_register.v". The right pane shows the "Routing Usage Summary" report with a table of resources and their usage counts. The table includes rows for various interconnect types like Block, C12, C2, C4, DQS, DQS-18, DQS-9, Direct links, Global clocks, Horizontal periphery clocks, Local interconnects, Quadrant clocks, R14, R14/C12, R3, R6, Spine clocks, and Wire stub REs. The total usage for all resources is 374,484.

Routing Resource Type	Usage
Block interconnects	185 / 374,484 (< 1 %)
C12 interconnects	21 / 16,664 (< 1 %)
C2 interconnects	58 / 155,012 (< 1 %)
C4 interconnects	127 / 72,600 (< 1 %)
DQS bus muxes	0 / 30 (0 %)
DQS-18 I/O buses	0 / 30 (0 %)
DQS-9 I/O buses	0 / 30 (0 %)
Direct links	27 / 374,484 (< 1 %)
Global clocks	1 / 16 (6 %)
Horizontal periphery clocks	0 / 72 (0 %)
Local interconnects	42 / 112,960 (< 1 %)
Quadrant clocks	0 / 88 (0 %)
R14 interconnects	34 / 15,868 (< 1 %)
R14/C12 interconnect drivers	54 / 27,256 (< 1 %)
R3 interconnects	104 / 169,296 (< 1 %)
R6 interconnects	90 / 330,800 (< 1 %)
Spine clocks	1 / 480 (< 1 %)
Wire stub REs	0 / 20,834 (0 %)

### 6.3.6 the power report:

The screenshot shows the "Power Analyzer Summary" report. It provides a summary of the power analysis results for the project "sap". The report includes the following details:


- Power Analyzer Status: Successful - Tue Dec 12 04:11:10 2023
- Quartus Prime Version: 20.1.1 Build 720 11/11/2020 SJ Lite Edition
- Revision Name: sap
- Top-level Entity Name: sap
- Family: Cyclone V
- Device: 5CGXF7C7F23C8
- Power Models: Final
- Total Thermal Power Dissipation: 370.14 mW
- Core Dynamic Thermal Power Dissipation: 1.59 mW
- Core Static Thermal Power Dissipation: 349.55 mW
- I/O Thermal Power Dissipation: 19.00 mW
- Power Estimation Confidence: Low: user provided insufficient toggle rate data

### 6.3.7 timing report


The screenshot shows the "Tasks" list under the "Compilation" tab. The tasks listed are:

- > ▶ Analysis & Synthesis (Time: 00:00:14)
- > ▶ Fitter (Place & Route) (Time: 00:00:50)
- > ▶ Assembler (Generate programming files) (Time: 00:00:12)
- > ▶ Timing Analysis (Time: 00:00:09)
- > ▶ EDA Netlist Writer (Time: 00:00:03)
- Edit Settings
- Program Device (Open Programmer)

Timing analyzer before put constrain in the design show at next figure:



After put constrains:



The maximum frequency to work in slow 1100mv 85c model show in the next figure:


Slow 1100mV 85C Model Fmax Summary				
	Fmax	Restricted Fmax	Clock Name	Note
1	124.53 MHz	124.53 MHz	clk	

The maximum frequency to work in slow 1100mv 0c model show in the next figure:


Slow 1100mV 0C Model Fmax Summary				
	Fmax	Restricted Fmax	Clock Name	Note
1	128.04 MHz	128.04 MHz	clk	

## 7.design improvement

I work to make the design work only in five clock cycle instead of six clocks so the ring counter will be as in next figure




The figure below shows the RTL simulation results for the sap1 .




When pc =0000 which pointer to the first location in ram and the out of ram is 00000110, The instruction register divide it to op code=0000 which indicate to load the data from ram to accumulator like previous simulation.



When pc =0001 which pointer to the second location in ram and the out of ram is 00010001, The instruction register divide it to op code=0001 which indicate to add.




And when op code= 0010 which indicate to sub.



When op code =1110 to output data



When op code =1111 , this indicates to HLT processor



In the flow summary, we find the total register =61 instead of 62 .

Flow Summary	
<<Filter>>	
Flow Status	Successful - Wed Dec 13 19:08:45 2023
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name	sap
Top-level Entity Name	sap
Family	Cyclone V
Device	5CGXFC7C7F23C8
Timing Models	Final
Logic utilization (in ALMs)	54 / 56,480 (< 1 % )
Total registers	61
Total pins	66 / 268 ( 25 % )
Total virtual pins	0
Total block memory bits	0 / 7,024,640 ( 0 % )
Total DSP Blocks	0 / 156 ( 0 % )
Total HSSI RX PCSs	0 / 6 ( 0 % )
Total HSSI PMA RX Deserializers	0 / 6 ( 0 % )
Total HSSI TX PCSs	0 / 6 ( 0 % )
Total HSSI PMA TX Serializers	0 / 6 ( 0 % )
Total PLLs	0 / 13 ( 0 % )
Total DLLs	0 / 4 ( 0 % )

The timing to do simulation at the five cycles.

	Task	Time
✓	> ▶ Analysis & Synthesis	00:00:12
✓	> ▶ Fitter (Place & Route)	00:00:51
✓	> ▶ Assembler (Generate programming files)	00:00:14
✓	> ▶ Timing Analysis	00:00:10
✓	> ▶ EDA Netlist Writer	00:00:03
	—	

At six clock cycles the maximum frequency in technique slow 1100mv 85c =124 MHZ And in technique slow 1100mv 0c =128 MHZ.

After making enhancement:

At five clock cycles the maximum frequency in technique slow 1100mv 85c =132 MHZ

And in technique slow 1100mv 0c =136 MHZ

The screenshot shows a software interface with two tables side-by-side, both titled "Slow 1100mV Model Fmax Summary". Each table has a search/filter icon and a "Filter" button. The first table is for "85C" and the second is for "0C". Both tables have columns: Fmax, Restricted Fmax, Clock Name, and Note. The "Fmax" and "Restricted Fmax" columns are bolded. In the 85C table, the Fmax is 132.24 MHz and the restricted Fmax is also 132.24 MHz. The clock name is clk and there is no note. In the 0C table, the Fmax is 136.35 MHz and the restricted Fmax is also 136.35 MHz. The clock name is clk and there is no note.

	Fmax	Restricted Fmax	Clock Name	Note
1	132.24 MHz	132.24 MHz	clk	

	Fmax	Restricted Fmax	Clock Name	Note
1	136.35 MHz	136.35 MHz	clk	