1-RTL code:

```
module REG_MUX_pair(clk,rst,inp,CE,out);
    parameter RESETTYPE="SYNC";
    parameter SELECT=0;
4 parameter WIDTH=18;
5 input clk,rst,CE;
6 input [WIDTH-1:0] inp;
   output [WIDTH-1:0] out;
8 reg [WIDTH-1:0] out_comb;
    reg [WIDTH-1:0] out_reg;
   assign out = out_comb;
11 generate
        if(RESETTYPE=="ASYNC") begin
          always @(posedge clk or posedge rst) begin
            if(rst)
               out_reg<=0;
            else begin
                if(CE)
                  out_reg<=inp;
            end
        else begin
          always @(posedge clk) begin
            if(rst)
               out_reg<=0;
            else begin
                if(CE)
                  out_reg<=inp;
    endgenerate
    always @(*) begin
        case (SELECT)
            0: out_comb=inp;
            default: out_comb=out_reg;
        endcase
    end
```

Figure 1: REG with MUX that will be instantiated in the DSP code

```
module DSP48A1 (A,B,C,D,OPMODE,BCIN,CEA,CEB,CEC,CED,CEM,CEP,CECARRYIN,CEOPMODE,PCIN,CLK,RSTA,RSTB,RSTC,RSTD,RSTM,RSTP,RSTCARRYIN,RSTOPMODE,CARRYIN,M,P,CARRYOUT,CARRYOUTF,PCOUT,BCOUT);
input CEA,CEB,CEC,CED,CEM,CEP,CECARRYIN,CEOPMODE;
input CLK,RSTA,RSTE,RSTC,RSTD,RSTM,RSTP,RSTCARRYIN,RSTOPMODE;
  input CARRYIN;
input [17:0] A,B,D,BCIN;
input [47:0] C,PCIN;
input [7:0] OPMODE;
  input [7:8] OPMODE;
output reg (ARRYOUT, CARRYOUTF;
output reg [47:8] P,PCOUT;
output reg [47:8] P,PCOUT;
output reg [17:8] BGOUT;
wire [17:8] D_REG_OUT, BB_REG_OUT, AB_REG_OUT, B1_REG_OUT, A1_REG_OUT;
wire [47:8] C_REG_OUT, P_REG_OUT;
wire [47:8] M_REG_OUT;
wire [57:8] M_REG_OUT;
wire [7:8] OPMODE_REG_OUT;
wire (Y_OUT, CYO_OUT;
reg [17:8] BB_REG_IDD_PREG_OUT.B1_reg_IDD:
  reg [17:0] B0_REG_inp,PRE_OUT,B1_reg_inp;
reg [47:0] POST_OUT,Z_OUT,X_OUT;
  reg [35:0] multipler_out;
reg CYI_inp;
    parameter AOREG = 0;
parameter A1REG = 1;
   parameter B0REG = 0;
parameter B1REG = 1;
   parameter PREG = 1;
parameter CARRYINREG = 1;
 parameter CARRYOUTREG = 1;
parameter CARRYOUTREG = 1;
parameter OPMODEREG = 1;
parameter CARRYUTSEL = "OPMODES";
parameter CARRYUTSEL = "OPMODES";
parameter BINPUT = "DIRECT";
parameter RSTTYPE = "SYNC";
REG_MUX_pair #(.WIDTH(8), SELECT(OPMODEREG)) OPMODE_REG(CLK,RSTOPMODE,OPMODE,CEOPMODE,OPMODE_REG_OUT);
REG_MUX_pair #(.WIDTH(8), SELECT(OPMODERAGO)

OPMODE_REG(CLK,RSTOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE,OPMODE_CEOPMODE_OPMODE_CEOPMODE_CEOPMODE_CEOPMODE_OPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_OPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOPMODE_CEOP
   REG_MUX_pair #(.WIDTH(1),.SELECT(CARRYINREG)) CYI(CLK,RSTCARRYIN,CYI_inp,CECARRYIN,CYI_OUT);
REG_MUX_pair #(.WIDTH(1),.SELECT(CARRYOUTREG)) CYO(CLK,RSTCARRYIN,POST_OUT[47],CECARRYIN,CYO_OUT);
   REG_MUX_pair #(.WIDTH(48),.SELECT(PREG))
always @(*) begin
                  ays @(*) Degin
case (B_INPUT)
"DIRECT": B0_REG_inp = B;
"CASCADE": B0_REG_inp = BCIN;
default : B0_REG_inp = 0;
                   if (OPMODE_REG_OUT[6])
    PRE_OUT = D_REG_OUT - B0_REG_OUT;
                     case (OPMODE_REG_OUT[4])
0 : B1_reg_inp = B0_REG_OUT;
default : B1_reg_inp = PRE_OUT;
                   BCOUT = B1_REG_OUT;
multipler_out = B1_REG_OUT * A1_REG_OUT;
                     // Z input selection
case (OPMODE_REG_OUT[3:2])
                              2'b00 : Z_OUT = PCIN;

2'b10 : Z_OUT = PCIN;

2'b10 : Z_OUT = P;

default : Z_OUT = C_REG_OUT;
                                    POST_OUT = Z_OUT - (X_OUT + CYI_OUT);
                   case (CARRYINSEL)
  "OPMODES": CYI_inp = OPMODE_REG_OUT[5];
  "CARRYIN": CYI_inp = CARRYIN;
  default : CYI_inp = 0;
                                                                   = P_REG_OUT;
= M_REG_OUT;
                     CARRYOUT = CYO_OUT;
CARRYOUTF = CYO_OUT;
```

Figure 2: DSP RTL code

2-Testbench code:

```
module D5P48A1_tb();
reg_[17-8] A,B,D,BCTM;
reg_[47-8] C,CCTN;
reg_[47
                             httal begin

// verify reset operation

RSTA-1;RSTB-1;RSTC-1;ESTD-1;RSTM-1;RSTP-1;RSTCARRYIN-1;RSTOPMODE-1;

AsFarandom;RsFarandom;DsFarandom;BCIN-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5random;CCIS-5
                                          sstop;
end
if (P_expected!=P_DUT) begin
$display("Error in rst operation");
$stop;
                                          end
if (CARRYOUTF_expected!=CARRYOUTF_DUT) begin
$display("Error in rst operation");
$stop;
                                      end
if (CARRYOUT_expected!=CARRYOUT_DUT) begin
$display("Error in rst operation");
$stop;
                                   // verify OSP path1
OPMODE=8 billine;
A=20;8=10;C=58;D=25;
CNUF-random; SCHNS*random; CARRYIN=5random;
epeat (4) @(negedge CLK);
ROUI_expected=18 billine;
R_opected=36 billine;
R_opected=36 billine;
R_opected=36 billine;
FORUI_expected=80 billine;
FORUI_expected=80 billine;
FORUI_expected=9000[_0UT) begin
Sdisplay("from in DSP path 1");
$stop)
$stopy("from in DSP path 1");
                                          end
if (CARRYOUT_expected!=CARRYOUT_DUT) begin
$display("Error in DSP path 1");
$stop;
```

Figure 3: Testbench code part 1

```
// verify DSP path2

OPMODE=8 Yeoba(1900);

A=20;B=10;C=350;D=25;

PCIN-$random;BCIN-$random;CARRYIN-$random;
repeat (3) @(negedge CLK);

PCOUT_expected=0;P_expected=0;BCOUT_expected=18'h23;

M_expected=36'h2bc;CARRYOUT_expected=0;CARRYOUTF_expected=0;
if (PCOUT_expected=0;PCOUT_DUT) begin

$display("Error in DSP path 2");

$stor:
    $stop:
 if (CARRYOUTF_expected!=CARRYOUTF_DUT) begin
$display("Error in DSP path 2");
$stop;
  if (BCOUT_expected!=BCOUT_DUT) begin
  $display("Error in DSP path 2");
     $stop;
 end
if (M_expected!=M_DUT) begin
$display("Error in DSP path 2");
$stop;
 if (CARRYOUT_expected!=CARRYOUT_DUT) begin
$display("Error in DSP path 2");
$stop;
end
// verify DSP path3
OPMODE=8'b00001010;
A=20;B=10;C=350;D=25;
PCIN=$random;BCIN=$random;CARRYIN=$random;
rcIn=srandom; BcIN=srandom; CARRYIN=srandom;
repeat (3) @(negedge CLK);
PCOUT_expected=0; Pcoxpected=0; BCOUT_expected=18' ha;
M_expected=35' hcs; CARRYOUT_expected=0; CARRYOUTF_expected=0;
if (PCOUT_expected1=PCOUT_DUT) begin
$display("Error in DSP path 3");
$stop;
end
 if (P_expected!=P_DUT) begin
  $display("Error in DSP path 3");
    $stop;
     $display("Error in DSP path 3");
$stop;
 if (BCOUT_expected!=BCOUT_DUT) begin
    $display("Error in DSP path 3");
    $stop;
 if (M_expected!=M_DUT) begin
  $display("Error in DSP path 3");
    $display("Error in DSP path 3");
$stop;
 A=5;8=6;C=350;D=25;
PCIN=3609;BCIN=5random;CARRYIN=$random;
repeat (3) @(negedge CLK);
PCOUT_expected=48'hfe6fffec0bb1;P_expected=48'hfe6fffec0bb1;BCOUT_expected=18'h6;
M_expected=5'h1e;CARRYOUT_expected=1;CARRYOUTF_expected=1;
if (PCOUT_expected!=PCOUT_DUT) begin
 if (P_expected!=P_DUT) begin
    $display("Error in DSP path 4");
    $stop;
     $display("Error in DSP path 4");
     $stop:
 end
if (BCOUT_expected!=BCOUT_DUT) begin
  $display("Error in DSP path 4");
  $stop;
 if (M_expected!=M_DUT) begin
    $display("Error in DSP path 4");
    $stop;
     $display("Error in DSP path 4");
```

Figure 4: Testbench code part 2

3-Do file:



Figure 5: DO file code

4-QuestaSim snippets:




Figure 6: Simulation Waveform showing that all DUT outputs equal to expected outputs




Figure 7: Transcript showing display message that function is correct

5-Constraint file:

Figure 8: Constraint File code

6-Elaboration:




Figure 9: Elaboration schematic



Figure 10: messages tab after Elaboration showing no Error

7-Synthesis:



Figure 11:messages tab after Synthesis showing no Error




Figure 12: Timing report after synthesis run




Figure 13:utilization report after synthesis run




Figure 14: synthesis schematic




Figure 15: more obvious photo for synthesis schematic Showing DSP block at multiplier out

8-Implementation:




Figure 16: messages tab after implementation showing no Error




Figure 17: Timing report after implementation run




Figure 18: utilization report after implementation run




Figure 19: device

9-Linting:

Linting check showed just one warning as shown below:




Figure 20: Warning in lint tool

This warning will not affect our design cause reset will Be activated at the beginning so P will be equal to 0 And we want P as feedback for X input selection so, We will just waive this warning.




Figure 21: Lint snippet showing no Errors