











# Synchronous FIFO test-plan

CHECKS	STATUS	NO. BUGS FOUND
a) <b>Asserting reset</b> and checking the output using <b>reset_test</b>	DONE	FAILED (3)
b) <b>Constraining data_in</b> to reach MAX and MIN values if randomized <b>data_in_c</b>	DONE	PASSED
c) <b>Create a queue <i>data_to_write_queue</i> to mirror the FIFO's pointers movements</b> which is used to compare the read values later on	DONE	N/A
d) <b>The mirrored pointers are used to determine the state of the FIFO's flags</b>	DONE	N/A
e) <b>Testing out the limit of the FIFO by writing until its overflowed</b> while monitoring The flags using <b>write_all_test/reset_write_read_all_test</b>	DONE	FAILED (2)
f) <b>Testing out the limit of the FIFO by reading until its underflowed</b> while monitoring the flags <b>reset_write_read_all_test</b>	DONE	FAILED (2)
g) <b>Randomizing write and read operations/tests while monitoring the flags</b> <b>write_read_rand_test</b>	DONE	ALL OF THE ABOVE

## Coverage Groups

- **FLAGS\_covgrp**: Covering the write and read and reset operations.
- **OPERATION\_covgrp**: Covering all the flags' data frames and data transitions.

## BUG REPORT

EXPECTED	DETECTED
When the rst_n is asserted:  data_out = 0  All the flags = 0	When the Rst_n is asserted  <b>Data_out = x;</b>  All the Flags = 0 <b>except overflow &amp; wr_ack</b>
<b>Almostfull</b> <b>not</b> asserted when:  FIFO is written upto (FIFO_SIZE-2)	<b>Almostfull</b> asserted when:  FIFO is written up to <b>(FIFO_SIZE-2)</b>
<b>Almostfull</b> asserted when:  FIFO is written upto (FIFO_SIZE-1)	<b>Almostfull</b> <b>not</b> asserted when:  FIFO is written up to <b>(FIFO_SIZE-1)</b>
<b>Underflow</b> asserted when:  READ operation done AFTER FIFO was EMPTY	<b>Underflow</b> asserted when:  On the same cycle that the FIFO just became EMPTY

## Assertions REPORT

Feature	Assertion
Whenever the full signal is high and wr_en is	@(posedge clk_sva) full_sva && wr_en_sva  => overflow_sva;
Whenever the empty signal is high and rd_en is asserted underflow should be high	@(posedge clk_sva) empty_sva && rd_en_sva  => underflow_sva
Whenever the full signal is low and wr_en is asserted wr_ack should be high	@(posedge clk_sva) (!full_sva && wr_en_sva  => wr_ack_sva);
Whenever the full signal is low wr_ack should be always low	@(posedge clk_sva) (full_sva  => !wr_ack_sva);
Whenever the almostfull signal is high and wr_en is asserted then FIFO is expected to be full next cycle	@(posedge clk_sva) (almostfull_sva && wr_en_sva  => full_sva);
Whenever the almostempty signal is high and rd_en is asserted then FIFO is expected to be empty next cycle	@(posedge clk_sva) (almostempty_sva && rd_en_sva  => empty_sva);

**P.S. Check the coverage reports.**