


Asynchronous FIFO test-plan

CHECKS	STATUS	NO. BUGS FOUND	Dependencies
a) Asserting reset and checking the output using <code>reset_test</code>	DONE	PASSED	N/A
b) Constraining <code>data_in</code> to reach MAX and MIN values if randomized <code>data_in_c</code>	DONE	PASSED	N/A
c) Create a queue <code>data_to_write_queue</code> to mirror the FIFO's pointers movements which is used to compare the read values later on	DONE	N/A	N/A
d) The mirrored pointers are used to determine the state of the FIFO's flags	DONE	N/A	N/A
e) Testing out the limit of the FIFO by writing until its full while monitoring The flags using <code>write_all_test/reset_write_read_all_test</code>	DONE	FAILED (1)	✓
f) Testing out the limit of the FIFO by reading until its empty while monitoring the flags <code>reset_write_read_all_test</code>	DONE	FAILED (1)	✓
g) Randomizing write and read operations/tests while monitoring the flags <code>write_read_rand_test</code>	DONE	ALL OF THE ABOVE	✓
h) Concurrently doing write and read operations/tests while monitoring the flags <code>concurrent_write_read_rand_test</code>	DONE	PASSED	N/A

Coverage Groups

- **OPERATION_covgrp**: Covering the write and read and reset operations.
- **INPUTS_covgrp**: Covering the stimulus' `data_frames` and `data_transitions` that is applied to the DUT
- **FLAGS_covgrp**: Covering all the flags' data frames and data transitions. *(A habit of mine to preform coverage on outputs too).*

BUG REPORT

EXPECTED	DETECTED
<p>It is expected that the design will not somehow read an older (garbage) value that has been read before:</p> <p>The DUT is set to drive data_out instantaneously each time the reset_pointer meets the write_pointer (when the FIFO becomes empty), since the receiver (the read domain master) will not read the data_out unless r_en is asserted.</p> <p>This is understandable and is desirable to make the design generally more speed oriented.</p>	<p>The design reads older and garbage values that has in fact been read before:</p> <p>After reset is asserted and de-asserted/empty condition is satisfied, the DUT reads the address it stands on instantaneously, without regard to the location of the write pointer.</p> <p><u>Sequence to detect:</u></p> <ol style="list-style-type: none"> 1. Reset the DUT 2. Write until its FULL 3. Read until its empty (here, data_out will be assigned with a garbage value that has not been re-written and will be read as soon as r_en is asserted). <p><u>Dependencies:</u></p> <p> Yes. Quite alot.</p>

Snippet of the BUG:




Figure 1: **The bug appears in the reset_write_read_all_test. This also appears in write read rand test/concurrent write read rand test.**

SV-Assertions used for debugging & DUT monitoring REPORT

Feature	Assertion
Whenever write_pointer increments till it reaches read_pointer ($wr_p \Rightarrow rd_p$), full must be asserted, and when any value is read, full must be de-asserted in [1:3] wr_clk cycles	<pre>property full_p; @(negedge wclk) disable iff(!rrst_n && !wrst_n) \$rose(FIFO_full) -> ##[0:\$] (!FIFO_full ##[1:3] \$fell(full)); endproperty</pre>
Whenever read_pointer increments till it reaches write_pointer ($wr_p \Rightarrow rd_p$), empty must be asserted, and when any value is read, empty must be de-asserted in [1:3] rd_clk cycles	<pre>property empty_p; @(negedge rclk) disable iff(!rrst_n && !wrst_n) \$rose(FIFO_empty) -> ##[0:\$] (!FIFO_empty ##[2:3] \$fell(empty));</pre>

P.S. Check the coverage reports.