{"payload":{"header_redesign_enabled":false,"results":[{"id":"107779841","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"Abdelrahmanhm23/Verilog-Tasks","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":107779841,"name":"Verilog-Tasks","owner_id":17600764,"owner_login":"Abdelrahmanhm23","updated_at":"2018-03-27T16:46:13.644Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAbdelrahmanhm23%252FVerilog-Tasks%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Abdelrahmanhm23/Verilog-Tasks/star":{"post":"3JuiQ5HJCAzpJenFspzcoAop5OMw-voxMyz6AL6UEF6qc1m8FeLUeTx3et5oYQOOq7GQMR3z8QelKlgYKmFuew"},"/Abdelrahmanhm23/Verilog-Tasks/unstar":{"post":"YTdXWvg471_2Bqr2mkUNq80jSdZx7RfkZzXmxb5v-CgVuzncHYCzj49us-9cx1CWY59qIzsA11GSI2HEXHjreA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"WBMZuZNYsf2q11g6eSuJcvfwXNNGZMuGOgseHWZZ7GVVtQYiUSFBTFm559KPJ6wxCDQIkSsrEYvH3pzN7TUzvQ"}}},"title":"Repository search results"}