
Electronic Circuits
Lecture (9)
Power Amplifiers Class AB
Amplifiers
Power BJTs

## 3. Class AB Output Stage

- Crossover distortion can be virtually eliminated by biasing the complementary output transistors at a small nonzero current.
- ☐ The result is the class AB output stage shown in Figure.
- $\square$  A bias voltage  $V_{BB}$  is applied between the bases of  $Q_{N}$  and  $Q_{D}$ .
- ☐ For Vi = 0, Vo= 0, and a voltage appears across the base–emitter junction of each of  $Q_N$  and  $Q_P$ . Assuming matched devices,



$$i_N = i_P = I_Q = I_S e^{V_{BB}/2V_T}$$

The value of  $V_{\!B\!B}$  is selected to yield the required quiescent current  $I_{\!Q}$ 



#### **Circuit Operation**

When  $v_I$  goes positive by a certain amount, the voltage at the base of  $Q_N$  increases by the same amount and the output becomes positive at an almost equal value,

$$v_O = v_I + \frac{V_{BB}}{2} - v_{BEN} \tag{11.24}$$

The positive  $v_O$  causes a current  $i_L$  to flow through  $R_L$ , and thus  $i_N$  must increase; that is,

$$i_N = i_P + i_L ag{11.25}$$

The increase in  $i_N$  will be accompanied by a corresponding increase in  $v_{BEN}$  (above the quiescent value of  $V_{BB}/2$ ). However, since the voltage between the two bases remains constant at  $V_{BB}$ , the increase in  $v_{BEN}$  will result in an equal decrease in  $v_{EBP}$  and hence in  $i_P$ . The relationship between  $i_N$  and  $i_P$  can be derived as follows:

$$v_{BEN} + v_{EBP} = V_{BB}$$

$$V_T \ln \frac{i_N}{I_S} + V_T \ln \frac{i_P}{I_S} = 2 V_T \ln \frac{I_Q}{I_S}$$

$$i_N i_P = I_Q^2$$
(11.26)





Thus, as  $i_N$  increases,  $i_P$  decreases by the same ratio while the product remains constant. Equations (11.25) and (11.26) can be combined to yield  $i_N$  for a given  $i_L$  as the solution to the quadratic equation

$$i_N^2 - i_L i_N - I_Q^2 = 0 (11.27)$$

We conclude that the class AB stage operates in much the same manner as the class B circuit, with one important exception: For small  $v_I$ , both transistors conduct, and as  $v_I$  is increased or decreased, one of the two transistors takes over the operation.




Figure 11.12 Transfer characteristic of the class AB stage






## **Output Resistance**

$$R_{\text{out}} = r_{eN} || r_{eP}$$

$$egin{aligned} oldsymbol{r}_{eN} &=& rac{oldsymbol{V_T}}{oldsymbol{i_N}} \ oldsymbol{r}_{eP} &=& rac{oldsymbol{V_T}}{oldsymbol{i_P}} \end{aligned}$$

$$R_{ ext{out}} = rac{V_T}{i_N} \left\| rac{V_T}{i_P} = rac{V_T}{i_P + i_N} 
ight\|$$







## Example:

A class AB output stage with:

 $V_{cc} = 15 \text{ V}, I_{O} = 2 \text{ mA and } R_{L} = 100 \Omega.$ 

Assuming  $Q_N$  and  $Q_P$  are matched and have  $I_S = 10^{-13} A$ ,

- 1. Calculate the bias voltage (V<sub>BB</sub>).
- 2. Calculate  $i_L$ ,  $i_N$ ,  $i_P$ ,  $V_{BEN}$ ,  $V_{EBP}$ ,  $V_I$ , DC gain( $V_o/V_I$ ) and

 $R_{out}$  for Vo = +10V, 0V and -10V.

3. Calculate the quiescent power dissipation (PQ).





## Solution:

$$II VBB = 2 V T ln \frac{Iq}{Is}$$

$$VBB = 2 X 0.025 ln \frac{2 X 10^{-3}}{1 X 10^{-13}} = 1.186 V$$

$$\frac{|Z|}{|Z|} = \frac{|V_0|}{|Z_L|} = \frac{|V_0|}{|V_0|} = \frac{|V_0|}{|V_0$$

\* 
$$|\vec{l}p = |\vec{l}N - |\vec{l}L| = 100.04 \text{ mA} - 100$$

$$|\vec{l}p = 0.04 \text{ mA}|$$
\*  $|\vec{l}BEN = |\vec{l}N| = |\vec{l}$ 





$$\left| \sqrt{V_I} = \sqrt{0 + V_B E_N} - \frac{V_{BB}}{2} \right| = 10 + 0.691 - \frac{1.186}{2} = 10.98$$

$$* \frac{U_T}{U_T} = \frac{1}{10.1} = 0.99$$

$$* Rout = \frac{VT}{lp + lN} = \frac{0.025}{0.04 + 100.04} = 0.0.25$$

$$* Rout = \frac{VT}{lp + lN} = \frac{0.025}{0.04 + 100.04} = 0.0.25$$

$$*AV = \frac{RL}{R_{out} + + RL} = \frac{100}{100 + 0.25} = 0.9975 \text{ (incremental gain)}$$



## **Biasing Class AB**


## Biasing Using Diodes


\* VBB is generated by passing a constant current

\* IBias through a pair of diodes DI. Dz of

diode - Connected transistors.

\* The output BJTs are Large geometry device. \* The diodes DI, Dz not required to be Large. The quisant current in QN and QP (IQ)








$$N = \frac{I_{\varphi}}{I_{Bias}} = \frac{I_{s}(Q_{N}, Q_{p})}{I_{s}(D_{1}, D_{2})}$$

$$V_{BB} = 2 V_{T} I_{n} \frac{I_{D}}{I_{s}}, For D_{1}, D_{2}$$



For 
$$V_0 = -V_{op}(Peak - Ve)$$

The small base current is  $N \cong 0$ 

The small base current is  $N \cong 0$ .

The small base current is  $N \cong 0$ .

The small base current is  $N \cong 0$ .

The small base current is  $N \cong 0$ .

The small base current is  $N \cong 0$ .

The small base current is  $N \cong 0$ .

The small base current is  $N \cong 0$ .

The small base current is  $N \cong 0$ .

The small base current is  $N \cong 0$ .


( Isias





## **Example:**

Consider the class AB output stage under the conditions that  $V_{CC} = 15 \text{ V}$ ,  $R_L = 100 \Omega$ , and the output is sinusoidal with a maximum amplitude of 10 V. Let  $Q_N$  and  $Q_P$  be matched with  $I_S = 10^{-13} \text{ A}$  and  $\beta = 50$ . Assume that the biasing diodes have one-third the junction area of the output devices. Find the value of  $I_{\text{BIAS}}$  that guarantees a minimum of 1 mA through the diodes at all times. Determine the quiescent current and the quiescent power dissipation in the output transistors (i.e., at  $v_O = 0$ ). Also find  $V_{BB}$  for  $v_O = 0$ ,  $v_O = 0$ ,  $v_O = 0$ , and  $v_O = 0$ .







## Solution:

\* 
$$Vc(=15V)$$
  $RL = 100\Omega$   $Vop = 10V$ 

\*  $Is(QN, Qp) = 10^{13}A$   $B = 50$ 

$$\frac{Area(D1, D2)}{Area(QN, Qp)} = \frac{1}{3} \longrightarrow Is(D1, D2) = \frac{1}{3} \times 10^{13}A$$
 $Ol * Find IBias such that  $ID(min) = 1MA$$ 

\* For 
$$V_0 = +10V$$

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 
 $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 
 $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 


\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

\*  $U = U_0 P = \frac{10}{RL} = \frac{10}{0.1K}$ 

IBN = 2 MA



\* 
$$ID = ImA$$
 (given)

:  $IBias = 3 mA$ 

B Quiscent Current (Iq)
$$R = \frac{area(q_N, q_p)}{area(D_1, D_2)} = 3 = \frac{Iq}{I8 ias}$$

$$I = \frac{Iq}{area(D_1, D_2)} = 3 = \frac{Iq}{I8 ias}$$

quiscent power dissipation

Pq = 2 Vcc. Iq = 2 XIS X 9 = 270 mw





$$I V_0 = 0 \qquad * LE_N = LE_P = I \Phi = 9 \text{ mA}$$

$$* LB_N = \frac{LE_N}{1+lB} = \frac{9}{5l} = \frac{9}{50} = 0.18 \text{ mA}$$

$$* ID = IB_{j0}S - LB_N = 3 - 0.18 = 2.82 \text{ mA}$$

$$* V_{BB} = 2 \text{ VTln} \frac{ID}{IS}$$

$$; V_{BB} = 2 \text{ No.025 ln} \frac{2.82 \times 10^{-3}}{\frac{1}{3} \times 10^{-13}} = 1.26 \text{ V}$$


$$IBB = 1.26 \text{ V}$$

$$2 \frac{V_0 = 10V}{2} * \frac{IEN}{2} = \frac{II}{2} = 100 \text{ m}^{4}$$

$$* ID = 3 - 2 = 1 \text{ m}^{4}$$

$$* VBB = 2VT \ln \frac{TD}{TS} = 2 \times 0.025 \text{ m} \frac{1 \times 10^{-3}}{\frac{1}{3} \times 10^{-13}}$$

$$VBB = 1.21 \text{ m}$$





### The Power BJTs

Transistors that are required to conduct currents in the ampere range and to withstand power dissipation in the watts and tens-of-watts ranges differ in their physical structure, packaging, and specification from the small-signal transistors.

#### **Junction Temperature**

Power transistors dissipate large amounts of power in their collector-base junctions. The dissipated power is converted into heat, which raises the junction temperature. However, the junction temperature  $T_J$  must not be allowed to exceed a specified maximum,  $T_{Jipax}$ ; otherwise the transistor could suffer permanent damage. For silicon devices,  $T_{Jipax}$  is in the range of 150°C to 200°C.




#### **Thermal Resistance**

Consider first the situation of a transistor operating in free air—that is, with no special arrangements for cooling. The heat dissipated in the transistor junction will be conducted away from the junction to the transistor case, and from the case to the surrounding environment. In a steady state in which the transistor is dissipating  $P_D$  watts, the temperature rise of the junction relative to the surrounding ambience can be expressed as

$$T_{J}-T_{A}=\boldsymbol{\theta}_{JA}P_{D}$$


where  $\theta_{JA}$  is the **thermal resistance** between junction and ambience, having the units of degrees Celsius per watt.








#### **Power Dissipation Versus Temperature**





thermal resistance  $\theta_{JA}$ . In addition, a graph such as that shown in Fig. 11.24 is usually provided. The graph simply states that for operation at ambient temperatures below  $T_{AO}$ , the device can safely dissipate the rated value of  $P_{DO}$  watts. However, if the device is to be operated at higher ambient temperatures, the maximum allowable power dissipation must be derated according to the straight line shown in Fig. 11.24. The power-derating curve is a graphical representation of Eq. (11.69). Specifically, note that if the ambient temperature is  $T_{AO}$  and the power dissipation is at the maximum allowed  $(P_{DO})$ , then the junction temperature will be  $T_{Imax}$ . Substituting these quantities in Eq. (11.69) results in

$$\theta_{JA} = \frac{T_{J\text{max}} - T_{A0}}{P_{D0}} \tag{11.70}$$

which is the inverse of the slope of the power-derating straight line. At an ambient temperature  $T_A$ , higher than  $T_{A0}$ , the maximum allowable power dissipation  $P_{Dmax}$  can be obtained from Eq. (11.69) by substituting  $T_I = T_{Imax}$ ; thus,

$$P_{D\max} = \frac{T_{J\max} - T_A}{\theta_{JA}} \tag{11.71}$$

Observe that as  $T_A$  approaches  $T_{Jmax}$ , the allowable power dissipation decreases; the lower thermal gradient limits the amount of heat that can be removed from the junction. In the extreme situation of  $T_A = T_{Jmax}$ , no power can be dissipated because no heat can be removed from the junction.





#### Example 11.7

A BJT is specified to have a maximum power dissipation  $P_{D0}$  of 2 W at an ambient temperature  $T_{A0}$  of 25°C, and a maximum junction temperature  $T_{Max}$  of 150°C. Find the following:

- (a) The thermal resistance  $\theta_{IA}$ .
- (b) The maximum power that can be safely dissipated at an ambient temperature of 50°C.
- (c) The junction temperature if the device is operating at  $T_A = 25$ °C and is dissipating 1 W.

#### Solution

(a) 
$$\theta_{JA} = \frac{T_{J\max} - T_{A0}}{P_{D0}} = \frac{150 - 25}{2} = 62.5 \text{ °C/W}$$

(b) 
$$P_{D\text{max}} = \frac{T_{J\text{max}}^{D0} - T_{A}}{\theta_{JA}} = \frac{150 - 50}{62.5} = 1.6 \text{ W}$$


(c) 
$$T_J = T_A + \theta_{JA}P_D = 25 + 62.5 \times 1 = 87.5$$
°C



#### **Transistor Case and Heat Sink**

$$T_J - T_A = P_D(\theta_{JC} + \theta_{CS} + \theta_{SA})$$

$$P_{D ext{max}} = rac{T_{J ext{max}} - T_C}{oldsymbol{ heta}_{JC}}$$





#### Example 11.8

A BJT is specified to have  $T_{\text{imax}} = 150^{\circ}\text{C}$  and to be capable of dissipating maximum power as follows:

40 W at 
$$T_C = 25$$
 °C  
2 W at  $T_A = 25$  °C

Above 25°C, the maximum power dissipation is to be derated linearly with  $\theta_{JC} = 3.12$ °C/W and  $\theta_{JA} = 62.5$ °C/W. Find the following:

- (a) The maximum power that can be dissipated safely by this transistor when operated in free air at  $T_A = 50$  °C.
- (b) The maximum power that can be dissipated safely by this transistor when operated at an ambient temperature of 50°C, but with a heat sink for which  $\theta_{CS} = 0.5$ °C/W and  $\theta_{SA} = 4$ °C/W. Find the temperature of the case and of the heat sink.
- (c) The maximum power that can be dissipated safely if an *infinite heat sink* is used and  $T_A = 50$ °C.





#### Solution

(a)


$$P_{D\text{max}} = \frac{T_{J\text{max}} - T_{A}}{\theta_{JA}} = \frac{150 - 50}{62.5} = 1.6 \text{ W}$$

(b) With a heat sink,  $\theta_{JA}$  becomes

$$\theta_{JA} = \theta_{JC} + \theta_{CS} + \theta_{SA}$$
  
= 3.12 + 0.5 + 4 = 7.62°C/W

Thus,

$$P_{D\text{max}} = \frac{150 - 50}{7.62} = 13.1 \text{ W}$$







(c) An infinite heat sink, if it existed, would cause the case temperature  $T_c$  to equal the ambient temperature  $T_A$ . The infinite heat sink has  $\theta_{CA} = 0$ . Obviously, one cannot buy an infinite heat sink; nevertheless, this terminology is used by some manufacturers to describe the power-derating curve of Fig. 11.27. The abscissa is then labeled  $T_A$  and the curve is called "power dissipation versus ambient temperature with an infinite heat sink." For our example, with infinite heat sink,

$$P_{D\text{max}} = \frac{T_{J\text{max}} - T_{A}}{\theta_{IC}} = \frac{150 - 50}{3.12} = 32 \text{ W}$$





# Electronics and Comm. Department



