
MCUXpresso SDK API Reference Manual

NXP Semiconductors

Document Number: MCUXSDKAPIRM
Rev. 0
Feb 2020



Contents

Chapter [Introduction](#)

Chapter [Driver errors status](#)

Chapter [Architectural Overview](#)

Chapter [Trademarks](#)

4.0.1	SPI: Serial Peripheral Interface	10
4.0.2	SPI CMSIS driver	13
4.0.3	I2C: Inter-Integrated Circuit Driver	24
4.0.4	I2C CMSIS Driver	29
4.0.5	USART: Universal Synchronous/Asynchronous Receiver/Transmitter Driver	31
4.0.6	USART CMSIS Driver	36
4.0.7	ANACTRL: Analog Control Driver	37
4.0.8	CASPER: The Cryptographic Accelerator and Signal Processing Engine with R-AM sharing	46
4.0.9	casper_driver	48
4.0.10	casper_driver_pkha	51
4.0.11	Clock Driver	55
4.0.12	Common Driver	87
4.0.13	CTIMER: Standard counter/timers	103
4.0.14	CMP: Analog Comparator Driver	116
4.0.15	FLEXCOMM: FLEXCOMM Driver	118
4.0.16	FLEXCOMM Driver	119
4.0.17	I2C Driver	121
4.0.18	I2C Master Driver	123
4.0.19	I2C Slave Driver	140
4.0.20	I2C DMA Driver	155
4.0.21	I2C FreeRTOS Driver	160
4.0.22	I2S: I2S Driver	163
4.0.23	I2S Driver	172
4.0.24	I2S DMA Driver	186
4.0.25	SPI DMA Driver	190
4.0.26	SPI FreeRTOS driver	197
4.0.27	USART Driver	200
4.0.28	USART DMA Driver	224
4.0.29	USART FreeRTOS Driver	230

Contents

Section Number	Title	Page Number
4.0.30	GINT: Group GPIO Input Interrupt Driver	234
4.0.31	IAP: In Application Programming Driver	240
4.0.32	IAP_FFR Driver	242
4.0.33	INPUTMUX: Input Multiplexing Driver	243
4.0.34	LPADC: 12-bit SAR Analog-to-Digital Converter Driver	247
4.0.35	CRC: Cyclic Redundancy Check Driver	266
4.0.36	DMA: Direct Memory Access Controller Driver	273
4.0.37	GPIO: General Purpose I/O	302
4.0.38	IOCON: I/O pin configuration	308
4.0.39	RTC: Real Time Clock	311
4.0.40	Mailbox	324
4.0.41	MRT: Multi-Rate Timer	330
4.0.42	OTP: One-Time Programmable memory and API	340
4.0.43	OSTIMER: OS Event Timer Driver	346
4.0.44	PINT: Pin Interrupt and Pattern Match Driver	352
4.0.45	PLU: Programmable Logic Unit	368
4.0.46	Power driver	381
4.0.47	POWERQUAD: PowerQuad hardware accelerator	399
4.0.48	PRINCE: PRINCE bus crypto engine	448
4.0.49	RNG: Random Number Generator	456
4.0.50	SCTimer: SCTimer/PWM (SCT)	460
4.0.51	SDIF: SD/MMC/SDIO card interface	482
4.0.52	SYSCCTL: I2S bridging and signal sharing Configuration	509
4.0.53	UTICK: MictoTick Timer Driver	514
4.0.54	WWDT: Windowed Watchdog Timer Driver	518
4.0.55	Debug Console	525
4.0.56	Semihosting	537
4.0.57	SWO	541
4.0.58	Notification Framework	544
4.0.59	Shell	553
4.0.60	Serial Manager	561
4.0.61	Serial Port Uart	572
4.0.62	Serial Port USB	574
4.0.63	USB Device Configuration	576
4.0.64	Serial Port SWO	578
4.0.65	Serial Port Virtual USB	579
4.0.66	Cmp_1	582
4.0.67	Hashcrypt_driver	588
4.0.68	Hashcrypt_driver_aes	590
4.0.69	Hashcrypt_driver_hash	596
4.0.70	Hashcrypt_background_driver_hash	600
4.0.71	Flash_driver	602
4.0.72	Flash_ifr_driver	616
4.0.73	Puf_driver	622
4.0.74	GenericList	624



Contents

Section Number	Title	Page Number
4.0.75	UART_Adapter	630

Chapter 1

Introduction

The MCUXpresso Software Development Kit (MCUXpresso SDK) is a collection of software enablement for NXP Microcontrollers that includes peripheral drivers, multicore support and integrated RTOS support for FreeRTOS™. In addition to the base enablement, the MCUXpresso SDK is augmented with demo applications, driver example projects, and API documentation to help users quickly leverage the support provided by MCUXpresso SDK. The [MCUXpresso SDK Web Builder](#) is available to provide access to all MCUXpresso SDK packages. See the *MCUXpresso Software Development Kit (SDK) Release Notes* (document MCUXSDKRN) in the Supported Devices section at [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#) for details.

The MCUXpresso SDK is built with the following runtime software components:

- Arm® and DSP standard libraries, and CMSIS-compliant device header files which provide direct access to the peripheral registers.
- Peripheral drivers that provide stateless, high-performance, ease-of-use APIs. Communication drivers provide higher-level transactional APIs for a higher-performance option.
- RTOS wrapper driver built on top of MCUXpresso SDK peripheral drivers and leverage native RTOS services to better comply to the RTOS cases.
- Real time operation systems (RTOS) for FreeRTOS OS.
- Stacks and middleware in source or object formats including:
 - CMSIS-DSP, a suite of common signal processing functions.
 - The MCUXpresso SDK comes complete with software examples demonstrating the usage of the peripheral drivers, RTOS wrapper drivers, middleware, and RTOSes.

All demo applications and driver examples are provided with projects for the following toolchains:

- IAR Embedded Workbench
- GNU Arm Embedded Toolchain

The peripheral drivers and RTOS driver wrappers can be used across multiple devices within the product family without modification. The configuration items for each driver are encapsulated into C language data structures. Device-specific configuration information is provided as part of the MCUXpresso SDK and need not be modified by the user. If necessary, the user is able to modify the peripheral driver and RTOS wrapper driver configuration during runtime. The driver examples demonstrate how to configure the drivers by passing the proper configuration data to the APIs. The folder structure is organized to reduce the total number of includes required to compile a project.

The rest of this document describes the API references in detail for the peripheral drivers and RTOS wrapper drivers. For the latest version of this and other MCUXpresso SDK documents, see the mcuxpresso.nxp.com/apidoc/.

Deliverable	Location
Demo Applications	<install_dir>/boards/<board_name>/demo_apps
Driver Examples	<install_dir>/boards/<board_name>/driver_examples
Documentation	<install_dir>/docs
Middleware	<install_dir>/middleware
Drivers	<install_dir>/<device_name>/drivers/
CMSIS Standard Arm Cortex-M Headers, math and DSP Libraries	<install_dir>/CMSIS
Device Startup and Linker	<install_dir>/<device_name>/<toolchain>/
MCUXpresso SDK Utilities	<install_dir>/devices/<device_name>/utilities
RTOS Kernel Code	<install_dir>/rtos

Table 2: MCUXpresso SDK Folder Structure

Chapter 2

Driver errors status

- [kStatus_I2C_Busy](#) = 2600
- [kStatus_I2C_Idle](#) = 2601
- [kStatus_I2C_Nak](#) = 2602
- [kStatus_I2C_InvalidParameter](#) = 2603
- [kStatus_I2C_BitError](#) = 2604
- [kStatus_I2C_ArbitrationLost](#) = 2605
- [kStatus_I2C_NoTransferInProgress](#) = 2606
- [kStatus_I2C_DmaRequestFail](#) = 2607
- [#kStatus_I2C_StartStopError](#) = 2608
- [#kStatus_I2C_UnexpectedState](#) = 2609
- [kStatus_I2C_Timeout](#) = 2610
- [kStatus_I2S_BufferComplete](#) = 2700
- [kStatus_I2S_Done](#) = 2701
- [kStatus_I2S_Busy](#) = 2702
- [kStatus_SPI_Busy](#) = 1400
- [kStatus_SPI_Idle](#) = 1401
- [kStatus_SPI_Error](#) = 1402
- [kStatus_USART_TxBusy](#) = 5700
- [kStatus_USART_RxBusy](#) = 5701
- [kStatus_USART_TxIdle](#) = 5702
- [kStatus_USART_RxIdle](#) = 5703
- [kStatus_USART_TxError](#) = 5707
- [kStatus_USART_RxError](#) = 5709
- [kStatus_USART_RxRingBufferOverrun](#) = 5708
- [kStatus_USART_NoiseError](#) = 5710
- [kStatus_USART_FramingError](#) = 5711
- [kStatus_USART_ParityError](#) = 5712
- [kStatus_USART_BaudrateNotSupport](#) = 5713
- [kStatus_FLASH_Success](#) = 0
- [#kStatus_FLASH_Fail](#) = 1
- [#kStatus_OutOfRange](#) = 3
- [kStatus_FLASH_InvalidArgument](#) = 4
- [#kStatus_FLASHIAP_CountError](#) = 100
- [kStatus_FLASH_AlignmentError](#) = 101
- [kStatus_FLASH_AddressError](#) = 102
- [kStatus_FLASH_AccessError](#) = 103
- [kStatus_FLASH_ProtectionViolation](#) = 104
- [kStatus_FLASH_CommandFailure](#) = 105

- kStatus_FLASH_UnknownProperty = 106
- kStatus_FLASH_EraseKeyError = 107
- kStatus_FLASH_RegionExecuteOnly = 108
- kStatus_FLASH_ExecuteInRamFunctionNotReady = 109
- kStatus_FLASH_CommandNotSupported = 111
- kStatus_FLASH_HashCheckError = 124
- kStatus_FLASH_BlankIfPageData = 121
- kStatus_FLASH_EncryptedRegionsEraseNotDoneAtOnce = 122
- kStatus_FLASH_ProgramVerificationNotAllowed = 123
- kStatus_FLASH_HashCheckError = 124
- kStatus_DMA_Busy = 5000
- kStatus_OTP_WrEnableInvalid = 6100
- kStatus_OTP_SomeBitsAlreadyProgrammed = 6101
- kStatus_OTP_AllDataOrMaskZero = 6102
- kStatus_OTP_WriteAccessLocked = 6103
- kStatus_OTP_ReadDataMismatch = 6104
- kStatus_OTP_UsbIdEnabled = 6105
- kStatus_OTP_EthMacEnabled = 6106
- kStatus_OTP_AesKeysEnabled = 6107
- kStatus_OTP_IllegalBank = 6108
- kStatus_OTP_ShufflerConfigNotValid = 6109
- kStatus_OTP_ShufflerNotEnabled = 6110
- kStatus_OTP_ShufflerCanOnlyProgSingleKey = 6111
- kStatus_OTP_IllegalProgramData = 6112
- kStatus_OTP_ReadAccessLocked = 6113
- kStatus_SDIF_DescriptorBufferLenError = 5900
- #kStatue_SDIF_InvalidArgument = 5901
- kStatus_SDIF_SyncCmdTimeout = 5902
- kStatus_SDIF_SendCmdFail = 5903
- kStatus_SDIF_SendCmdErrorBufferFull = 5904
- kStatus_SDIF_DMATransferFailWithFBE = 5905
- #kStatus_SDIF_DMATransferDescriptorUnavaliabe = 5906
- kStatus_SDIF_DataTransferFail = 5907
- kStatus_SDIF_ResponseError = 5908
- kStatus_NOTIFIER_ErrorNotificationBefore = 9800
- kStatus_NOTIFIER_ErrorNotificationAfter = 9801

Chapter 3

Architectural Overview

This chapter provides the architectural overview for the MCUXpresso Software Development Kit (MCUXpresso SDK). It describes each layer within the architecture and its associated components.

Overview

The MCUXpresso SDK architecture consists of five key components listed below.

1. The Arm Cortex Microcontroller Software Interface Standard (CMSIS) CORE compliance device-specific header files, SOC Header, and CMSIS math/DSP libraries.
2. Peripheral Drivers
3. Real-time Operating Systems (RTOS)
4. Stacks and Middleware that integrate with the MCUXpresso SDK
5. Demo Applications based on the MCUXpresso SDK




Figure 1: MCUXpresso SDK Block Diagram

MCU header files

Each supported MCU device in the MCUXpresso SDK has an overall System-on Chip (SoC) memory-

mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers. The overall SoC header file provides access to the peripheral registers through pointers and predefined bit masks. In addition to the overall SoC memory-mapped header file, the MCUXpresso SDK includes a feature header file for each device. The feature header file allows NXP to deliver a single software driver for a given peripheral. The feature file ensures that the driver is properly compiled for the target SOC.

CMSIS Support

Along with the SoC header files and peripheral extension header files, the MCUXpresso SDK also includes common CMSIS header files for the Arm Cortex-M core and the math and DSP libraries from the latest CMSIS release. The CMSIS DSP library source code is also included for reference.

MCUXpresso SDK Peripheral Drivers

The MCUXpresso SDK peripheral drivers mainly consist of low-level functional APIs for the MCU product family on-chip peripherals and also of high-level transactional APIs for some bus drivers/DM-A driver/eDMA driver to quickly enable the peripherals and perform transfers.

All MCUXpresso SDK peripheral drivers only depend on the CMSIS headers, device feature files, `fsl_common.h`, and `fsl_clock.h` files so that users can easily pull selected drivers and their dependencies into projects. With the exception of the clock/power-relevant peripherals, each peripheral has its own driver. Peripheral drivers handle the peripheral clock gating/ungating inside the drivers during initialization and deinitialization respectively.

Low-level functional APIs provide common peripheral functionality, abstracting the hardware peripheral register accesses into a set of stateless basic functional operations. These APIs primarily focus on the control, configuration, and function of basic peripheral operations. The APIs hide the register access details and various MCU peripheral instantiation differences so that the application can be abstracted from the low-level hardware details. The API prototypes are intentionally similar to help ensure easy portability across supported MCUXpresso SDK devices.

Transactional APIs provide a quick method for customers to utilize higher-level functionality of the peripherals. The transactional APIs utilize interrupts and perform asynchronous operations without user intervention. Transactional APIs operate on high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory to the driver for internal driver operation. Transactional APIs ensure the NVIC is enabled properly inside the drivers. The transactional APIs do not meet all customer needs, but provide a baseline for development of custom user APIs.

Note that the transactional drivers never disable an NVIC after use. This is due to the shared nature of interrupt vectors on devices. It is up to the user to ensure that NVIC interrupts are properly disabled after usage is complete.

Interrupt handling for transactional APIs

A double weak mechanism is introduced for drivers with transactional API. The double weak indicates two levels of weak vector entries. See the examples below:

```
PUBWEAK SPI0_IRQHandler
PUBWEAK SPI0_DriverIRQHandler
SPI0_IRQHandler
```

```
LDR    R0, =SPI0_DriverIRQHandler
BX     R0
```

The first level of the weak implementation are the functions defined in the vector table. In the devices/(<DEVICE_NAME>/(<TOOLCHAIN>/startup_<DEVICE_NAME>.s/.S file, the implementation of the first layer weak function calls the second layer of weak function. The implementation of the second layer weak function (ex. SPI0_DriverIRQHandler) jumps to itself (B). The MCUXpresso SDK drivers with transactional APIs provide the reimplement of the second layer function inside of the peripheral driver. If the MCUXpresso SDK drivers with transactional APIs are linked into the image, the SPI0_DriverIRQHandler is replaced with the function implemented in the MCUXpresso SDK SPI driver.

The reason for implementing the double weak functions is to provide a better user experience when using the transactional APIs. For drivers with a transactional function, call the transactional APIs and the drivers complete the interrupt-driven flow. Users are not required to redefine the vector entries out of the box. At the same time, if users are not satisfied by the second layer weak function implemented in the MCUXpresso SDK drivers, users can redefine the first layer weak function and implement their own interrupt handler functions to suit their implementation.

The limitation of the double weak mechanism is that it cannot be used for peripherals that share the same vector entry. For this use case, redefine the first layer weak function to enable the desired peripheral interrupt functionality. For example, if the MCU's UART0 and UART1 share the same vector entry, redefine the UART0_UART1_IRQHandler according to the use case requirements.

Feature Header Files

The peripheral drivers are designed to be reusable regardless of the peripheral functional differences from one MCU device to another. An overall Peripheral Feature Header File is provided for the MCUXpresso SDK-supported MCU device to define the features or configuration differences for each sub-family device.

Application

See the *Getting Started with MCUXpresso SDK* document (MCUXSDKGSUG).



Chapter 4

Trademarks

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: <http://www.nxp.com/SalesTermsandConditions>.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2019 NXP B.V.

4.0.1 SPI: Serial Peripheral Interface

4.0.1.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Serial Peripheral Interface (SPI) module of MCUXpresso SDK devices.

SPI driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low level APIs. Functional APIs can be used for SPI initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the SPI peripheral and how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. SPI functional operation groups provide the functional API set.

Transactional APIs are transaction target high level APIs. Transactional APIs can be used to enable the peripheral and in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are a critical requirement, see the transactional API implementation and write a custom code. All transactional APIs use the `spi_handle_t` as the first parameter. Initialize the handle by calling the `SPI_MasterTransferCreateHandle()` or `SPI_SlaveTransferCreateHandle()` API.

Transactional APIs support asynchronous transfer. This means that the functions `SPI_MasterTransferNonBlocking()` and `SPI_SlaveTransferNonBlocking()` set up the interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_SPI_Idle` status.

4.0.1.2 Typical use case

4.0.1.2.1 SPI master transfer using an interrupt method

```
#define BUFFER_LEN (64)
spi_master_handle_t spiHandle;
spi_master_config_t masterConfig;
spi_transfer_t xfer;
volatile bool isFinished = false;

const uint8_t sendData[BUFFER_LEN] = [.....];
uint8_t receiveBuff[BUFFER_LEN];

void SPI_UserCallback(SPI_Type *base, spi_master_handle_t *handle, status_t status, void *userData)
{
    isFinished = true;
}

void main(void)
{
    //...

    SPI_MasterGetDefaultConfig(&masterConfig);

    SPI_MasterInit(SPI0, &masterConfig, srcClock_Hz);
    SPI_MasterTransferCreateHandle(SPI0, &spiHandle, SPI_UserCallback, NULL);

    // Prepare to send.
    xfer.txData = sendData;
    xfer.rxData = receiveBuff;
    xfer.dataSize = sizeof(sendData);
```



```

    // Send out.
    SPI_MasterTransferNonBlocking(SPI0, &spiHandle, &xfer);

    // Wait send finished.
    while (!isFinished)
    {
    }

    // ...
}

```

4.0.1.2.2 SPI Send/receive using a DMA method

```

#define BUFFER_LEN (64)
spi_dma_handle_t spiHandle;
dma_handle_t g_spiTxDmaHandle;
dma_handle_t g_spiRxDmaHandle;
spi_config_t masterConfig;
spi_transfer_t xfer;
volatile bool isFinished;

uint8_t sendData[BUFFER_LEN] = ...;
uint8_t receiveBuff[BUFFER_LEN];

void SPI_UserCallback(SPI_Type *base, spi_dma_handle_t *handle, status_t status, void *userData)
{
    isFinished = true;
}

void main(void)
{
    //...

    // Initialize DMA peripheral
    DMA_Init(DMA0);

    // Initialize SPI peripheral
    SPI_MasterGetDefaultConfig(&masterConfig);
    masterConfig.sselNum = SPI_SSEL;
    SPI_MasterInit(SPI0, &masterConfig, srcClock_Hz);

    // Enable DMA channels connected to SPI0 Tx/SPI0 Rx request lines
    DMA_EnableChannel(SPI0, SPI_MASTER_TX_CHANNEL);
    DMA_EnableChannel(SPI0, SPI_MASTER_RX_CHANNEL);

    // Set DMA channels priority
    DMA_SetChannelPriority(SPI0, SPI_MASTER_TX_CHANNEL,
        kDMA_ChannelPriority3);
    DMA_SetChannelPriority(SPI0, SPI_MASTER_RX_CHANNEL,
        kDMA_ChannelPriority2);

    // Creates the DMA handle.
    DMA_CreateHandle(&masterTxHandle, SPI0, SPI_MASTER_TX_CHANNEL);
    DMA_CreateHandle(&masterRxHandle, SPI0, SPI_MASTER_RX_CHANNEL);

    // Create SPI DMA handle
    SPI_MasterTransferCreateHandleDMA(SPI0, spiHandle, SPI_UserCallback,
        NULL, &g_spiTxDmaHandle, &g_spiRxDmaHandle);

    // Prepares to send.
    xfer.txData = sendData;
    xfer.rxData = receiveBuff;
    xfer.dataSize = sizeof(sendData);
}

```

```
// Sends out.  
SPI_MasterTransferDMA(SPI0, &spiHandle, &xfer);  
  
// Waits for send to complete.  
while (!isFinished)  
{  
}  
  
// ...  
}
```

Modules

- [SPI CMSIS driver](#)
- [SPI DMA Driver](#)
- [SPI FreeRTOS driver](#)

4.0.2 SPI CMSIS driver

4.0.2.1 Overview

This section describes the programming interface of the SPI Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

4.0.2.2 Function groups

4.0.2.2.1 SPI CMSIS GetVersion Operation

This function group will return the SPI CMSIS Driver version to user.

4.0.2.2.2 SPI CMSIS GetCapabilities Operation

This function group will return the capabilities of this driver.

4.0.2.2.3 SPI CMSIS Initialize and Uninitialize Operation

This function will initialize and uninitialize the instance in master mode or slave mode. And this API must be called before you configure an instance or after you Deinit an instance. The right steps to start an instance is that you must initialize the instance which been selected firstly, then you can power on the instance. After these all have been done, you can configure the instance by using control operation. If you want to Uninitialize the instance, you must power off the instance first.

4.0.2.2.4 SPI CMSIS Transfer Operation

This function group controls the transfer, master send/receive data, and slave send/receive data.

4.0.2.2.5 SPI CMSIS Status Operation

This function group gets the SPI transfer status.

4.0.2.2.6 SPI CMSIS Control Operation

This function can configure instance as master mode or slave mode, set baudrate for master mode transfer, get current baudrate of master mode transfer, set transfer data bits and other control command.

4.0.2.3 Typical use case

4.0.2.3.1 Master Operation

```
/* Variables */
uint8_t masterRxData[TRANSFER_SIZE] = {0U};
uint8_t masterTxData[TRANSFER_SIZE] = {0U};

/*SPI master init*/
DRIVER_MASTER_SPI.Initialize(SPI_MasterSignalEvent_t);
DRIVER_MASTER_SPI.PowerControl(ARM_POWER_FULL);
DRIVER_MASTER_SPI.Control(ARM_SPI_MODE_MASTER, TRANSFER_BAUDRATE);

/* Start master transfer */
DRIVER_MASTER_SPI.Transfer(masterTxData, masterRxData, TRANSFER_SIZE);

/* Master power off */
DRIVER_MASTER_SPI.PowerControl(ARM_POWER_OFF);

/* Master uninitialized */
DRIVER_MASTER_SPI.Uninitialize();
```

4.0.2.3.2 Slave Operation

```
/* Variables */
uint8_t slaveRxData[TRANSFER_SIZE] = {0U};
uint8_t slaveTxData[TRANSFER_SIZE] = {0U};

/*SPI slave init*/
DRIVER_SLAVE_SPI.Initialize(SPI_SlaveSignalEvent_t);
DRIVER_SLAVE_SPI.PowerControl(ARM_POWER_FULL);
DRIVER_SLAVE_SPI.Control(ARM_SPI_MODE_SLAVE, false);

/* Start slave transfer */
DRIVER_SLAVE_SPI.Transfer(slaveTxData, slaveRxData, TRANSFER_SIZE);

/* slave power off */
DRIVER_SLAVE_SPI.PowerControl(ARM_POWER_OFF);

/* slave uninitialized */
DRIVER_SLAVE_SPI.Uninitialize();
```

This section describes the programming interface of the SPI DMA driver.

Files

- file [fsl_spi.h](#)

Data Structures

- struct [spi_delay_config_t](#)
SPI delay time configure structure. [More...](#)
- struct [spi_master_config_t](#)
SPI master user configure structure. [More...](#)
- struct [spi_slave_config_t](#)
SPI slave user configure structure. [More...](#)

- struct [spi_transfer_t](#)
SPI transfer structure. [More...](#)
- struct [spi_half_duplex_transfer_t](#)
SPI half-duplex(master only) transfer structure. [More...](#)
- struct [spi_config_t](#)
Internal configuration structure used in 'spi' and 'spi_dma' driver. [More...](#)
- struct [spi_master_handle_t](#)
SPI transfer handle structure. [More...](#)

Macros

- #define [SPI_DUMMYDATA](#) (0xFFU)
SPI dummy transfer data, the data is sent while txBuff is NULL.

Typedefs

- typedef [spi_master_handle_t](#) [spi_slave_handle_t](#)
Slave handle type.
- typedef void(* [spi_master_callback_t](#))(SPI_Type *base, spi_master_handle_t *handle, [status_t](#) status, void *userData)
SPI master callback for finished transmit.
- typedef void(* [spi_slave_callback_t](#))(SPI_Type *base, [spi_slave_handle_t](#) *handle, [status_t](#) status, void *userData)
SPI slave callback for finished transmit.
- typedef void(* [flexcomm_spi_master_irq_handler_t](#))(SPI_Type *base, spi_master_handle_t *handle)
Typedef for master interrupt handler.
- typedef void(* [flexcomm_spi_slave_irq_handler_t](#))(SPI_Type *base, [spi_slave_handle_t](#) *handle)
Typedef for slave interrupt handler.

Enumerations

- enum [spi_xfer_option_t](#) {
 [kSPI_FrameDelay](#) = (SPI_FIFOWR_EOF_MASK),
 [kSPI_FrameAssert](#) = (SPI_FIFOWR_EOT_MASK) }
SPI transfer option.
- enum [spi_shift_direction_t](#) {
 [kSPI_MsbFirst](#) = 0U,
 [kSPI_LsbFirst](#) = 1U }
SPI data shifter direction options.
- enum [spi_clock_polarity_t](#) {
 [kSPI_ClockPolarityActiveHigh](#) = 0x0U,
 [kSPI_ClockPolarityActiveLow](#) }
SPI clock polarity configuration.
- enum [spi_clock_phase_t](#) {
 [kSPI_ClockPhaseFirstEdge](#) = 0x0U,
 [kSPI_ClockPhaseSecondEdge](#) }

- *SPI clock phase configuration.*

- enum `spi_txfifo_watermark_t` {
`kSPI_TxFifo0` = 0,
`kSPI_TxFifo1` = 1,
`kSPI_TxFifo2` = 2,
`kSPI_TxFifo3` = 3,
`kSPI_TxFifo4` = 4,
`kSPI_TxFifo5` = 5,
`kSPI_TxFifo6` = 6,
`kSPI_TxFifo7` = 7 }

txFIFO watermark values

- enum `spi_rxfifo_watermark_t` {
`kSPI_RxFifo1` = 0,
`kSPI_RxFifo2` = 1,
`kSPI_RxFifo3` = 2,
`kSPI_RxFifo4` = 3,
`kSPI_RxFifo5` = 4,
`kSPI_RxFifo6` = 5,
`kSPI_RxFifo7` = 6,
`kSPI_RxFifo8` = 7 }

rxFIFO watermark values

- enum `spi_data_width_t` {
`kSPI_Data4Bits` = 3,
`kSPI_Data5Bits` = 4,
`kSPI_Data6Bits` = 5,
`kSPI_Data7Bits` = 6,
`kSPI_Data8Bits` = 7,
`kSPI_Data9Bits` = 8,
`kSPI_Data10Bits` = 9,
`kSPI_Data11Bits` = 10,
`kSPI_Data12Bits` = 11,
`kSPI_Data13Bits` = 12,
`kSPI_Data14Bits` = 13,
`kSPI_Data15Bits` = 14,
`kSPI_Data16Bits` = 15 }

Transfer data width.

- enum `spi_ssel_t` {
`kSPI_Ssel0` = 0,
`kSPI_Ssel1` = 1,
`kSPI_Ssel2` = 2,
`kSPI_Ssel3` = 3 }

Slave select.

- enum `spi_spol_t`
ssel polarity
- enum {

```

kStatus_SPI_Busy = MAKE_STATUS(kStatusGroup_LPC_SPI, 0),
kStatus_SPI_Idle = MAKE_STATUS(kStatusGroup_LPC_SPI, 1),
kStatus_SPI_Error = MAKE_STATUS(kStatusGroup_LPC_SPI, 2),
kStatus_SPI_BaudrateNotSupport }

```

SPI transfer status.

- enum `_spi_interrupt_enable` {
`kSPI_RxLvllrq` = `SPI_FIFOINTENSET_RXLVL_MASK`,
`kSPI_TxLvllrq` = `SPI_FIFOINTENSET_TXLVL_MASK` }

SPI interrupt sources.

- enum `_spi_statusflags` {
`kSPI_TxEmptyFlag` = `SPI_FIFOSTAT_TXEMPTY_MASK`,
`kSPI_TxNotFullFlag` = `SPI_FIFOSTAT_TXNOTFULL_MASK`,
`kSPI_RxNotEmptyFlag` = `SPI_FIFOSTAT_RXNOTEMPTY_MASK`,
`kSPI_RxFullFlag` = `SPI_FIFOSTAT_RXFULL_MASK` }

SPI status flags.

Variables

- volatile uint8_t `s_dummyData` []
Global variable for dummy data value setting.

Driver version

- #define `FSL_SPI_DRIVER_VERSION` (`MAKE_VERSION`(2, 1, 0))
SPI driver version 2.1.0.

4.0.2.4 Data Structure Documentation

4.0.2.4.1 struct spi_delay_config_t

Note: The DLY register controls several programmable delays related to SPI signalling, it stands for how many SPI clock time will be inserted. The maximum value of these delay time is 15.

Data Fields

- uint8_t `preDelay`
Delay between SSEL assertion and the beginning of transfer.
- uint8_t `postDelay`
Delay between the end of transfer and SSEL deassertion.
- uint8_t `frameDelay`
Delay between frame to frame.
- uint8_t `transferDelay`
Delay between transfer to transfer.

4.0.2.4.1.1 Field Documentation

4.0.2.4.1.1.1 `uint8_t spi_delay_config_t::preDelay`

4.0.2.4.1.1.2 `uint8_t spi_delay_config_t::postDelay`

4.0.2.4.1.1.3 `uint8_t spi_delay_config_t::frameDelay`

4.0.2.4.1.1.4 `uint8_t spi_delay_config_t::transferDelay`

4.0.2.4.2 `struct spi_master_config_t`

Data Fields

- `bool enableLoopback`
Enable loopback for test purpose.
- `bool enableMaster`
Enable SPI at initialization time.
- `spi_clock_polarity_t polarity`
Clock polarity.
- `spi_clock_phase_t phase`
Clock phase.
- `spi_shift_direction_t direction`
MSB or LSB.
- `uint32_t baudRate_Bps`
Baud Rate for SPI in Hz.
- `spi_data_width_t dataWidth`
Width of the data.
- `spi_ssel_t sselNum`
Slave select number.
- `spi_spol_t sselPol`
Configure active CS polarity.
- `uint8_t txWatermark`
txFIFO watermark
- `uint8_t rxWatermark`
rxFIFO watermark
- `spi_delay_config_t delayConfig`
Delay configuration.

4.0.2.4.2.1 Field Documentation

4.0.2.4.2.1.1 `spi_delay_config_t spi_master_config_t::delayConfig`

4.0.2.4.3 `struct spi_slave_config_t`

Data Fields

- `bool enableSlave`
Enable SPI at initialization time.
- `spi_clock_polarity_t polarity`
Clock polarity.

- [spi_clock_phase_t](#) phase
Clock phase.
- [spi_shift_direction_t](#) direction
MSB or LSB.
- [spi_data_width_t](#) dataWidth
Width of the data.
- [spi_spol_t](#) sselPol
Configure active CS polarity.
- [uint8_t](#) txWatermark
txFIFO watermark
- [uint8_t](#) rxWatermark
rxFIFO watermark

4.0.2.4.4 struct spi_transfer_t

Data Fields

- [uint8_t](#) * txData
Send buffer.
- [uint8_t](#) * rxData
Receive buffer.
- [uint32_t](#) configFlags
Additional option to control transfer, [spi_xfer_option_t](#).
- [size_t](#) dataSize
Transfer bytes.

4.0.2.4.4.1 Field Documentation

4.0.2.4.4.1.1 [uint32_t](#) spi_transfer_t::configFlags

4.0.2.4.5 struct spi_half_duplex_transfer_t

Data Fields

- [uint8_t](#) * txData
Send buffer.
- [uint8_t](#) * rxData
Receive buffer.
- [size_t](#) txDataSize
Transfer bytes for transmit.
- [size_t](#) rxDataSize
Transfer bytes.
- [uint32_t](#) configFlags
Transfer configuration flags, [spi_xfer_option_t](#).
- [bool](#) isPcsAssertInTransfer
If PCS pin keep assert between transmit and receive.
- [bool](#) isTransmitFirst
True for transmit first and false for receive first.

4.0.2.4.5.1 Field Documentation

4.0.2.4.5.1.1 uint32_t spi_half_duplex_transfer_t::configFlags

4.0.2.4.5.1.2 bool spi_half_duplex_transfer_t::isPcsAssertInTransfer

true for assert and false for deassert.

4.0.2.4.5.1.3 bool spi_half_duplex_transfer_t::isTransmitFirst

4.0.2.4.6 struct spi_config_t

4.0.2.4.7 struct _spi_master_handle

Master handle type.

Data Fields

- uint8_t *volatile [txData](#)
Transfer buffer.
- uint8_t *volatile [rxData](#)
Receive buffer.
- volatile size_t [txRemainingBytes](#)
Number of data to be transmitted [in bytes].
- volatile size_t [rxRemainingBytes](#)
Number of data to be received [in bytes].
- volatile size_t [toReceiveCount](#)
Receive data remaining in bytes.
- size_t [totalByteCount](#)
A number of transfer bytes.
- volatile uint32_t [state](#)
SPI internal state.
- [spi_master_callback_t](#) [callback](#)
SPI callback.
- void * [userData](#)
Callback parameter.
- uint8_t [dataWidth](#)
Width of the data [Valid values: 1 to 16].
- uint8_t [sselNum](#)
Slave select number to be asserted when transferring data [Valid values: 0 to 3].
- uint32_t [configFlags](#)
Additional option to control transfer.
- uint8_t [txWatermark](#)
txFIFO watermark
- uint8_t [rxWatermark](#)
rxFIFO watermark

4.0.2.5 Macro Definition Documentation

4.0.2.5.1 **#define FSL_SPI_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))**

4.0.2.5.2 **#define SPI_DUMMYDATA (0xFFU)**

4.0.2.6 Typedef Documentation

4.0.2.6.1 **typedef void(* flexcomm_spi_master_irq_handler_t)(SPI_Type *base,
spi_master_handle_t *handle)**

4.0.2.6.2 **typedef void(* flexcomm_spi_slave_irq_handler_t)(SPI_Type *base, spi_slave_handle_t
*handle)**

4.0.2.7 Enumeration Type Documentation

4.0.2.7.1 **enum spi_xfer_option_t**

Enumerator

kSPI_FrameDelay A delay may be inserted, defined in the DLY register.

kSPI_FrameAssert SSEL will be deasserted at the end of a transfer.

4.0.2.7.2 **enum spi_shift_direction_t**

Enumerator

kSPI_MsbFirst Data transfers start with most significant bit.

kSPI_LsbFirst Data transfers start with least significant bit.

4.0.2.7.3 **enum spi_clock_polarity_t**

Enumerator

kSPI_ClockPolarityActiveHigh Active-high SPI clock (idles low).

kSPI_ClockPolarityActiveLow Active-low SPI clock (idles high).

4.0.2.7.4 **enum spi_clock_phase_t**

Enumerator

kSPI_ClockPhaseFirstEdge First edge on SCK occurs at the middle of the first cycle of a data transfer.

kSPI_ClockPhaseSecondEdge First edge on SCK occurs at the start of the first cycle of a data transfer.

4.0.2.7.5 enum spi_txfifo_watermark_t

Enumerator

kSPI_TxFifo0 SPI tx watermark is empty.
kSPI_TxFifo1 SPI tx watermark at 1 item.
kSPI_TxFifo2 SPI tx watermark at 2 items.
kSPI_TxFifo3 SPI tx watermark at 3 items.
kSPI_TxFifo4 SPI tx watermark at 4 items.
kSPI_TxFifo5 SPI tx watermark at 5 items.
kSPI_TxFifo6 SPI tx watermark at 6 items.
kSPI_TxFifo7 SPI tx watermark at 7 items.

4.0.2.7.6 enum spi_rxfifo_watermark_t

Enumerator

kSPI_RxFifo1 SPI rx watermark at 1 item.
kSPI_RxFifo2 SPI rx watermark at 2 items.
kSPI_RxFifo3 SPI rx watermark at 3 items.
kSPI_RxFifo4 SPI rx watermark at 4 items.
kSPI_RxFifo5 SPI rx watermark at 5 items.
kSPI_RxFifo6 SPI rx watermark at 6 items.
kSPI_RxFifo7 SPI rx watermark at 7 items.
kSPI_RxFifo8 SPI rx watermark at 8 items.

4.0.2.7.7 enum spi_data_width_t

Enumerator

kSPI_Data4Bits 4 bits data width
kSPI_Data5Bits 5 bits data width
kSPI_Data6Bits 6 bits data width
kSPI_Data7Bits 7 bits data width
kSPI_Data8Bits 8 bits data width
kSPI_Data9Bits 9 bits data width
kSPI_Data10Bits 10 bits data width
kSPI_Data11Bits 11 bits data width
kSPI_Data12Bits 12 bits data width
kSPI_Data13Bits 13 bits data width
kSPI_Data14Bits 14 bits data width
kSPI_Data15Bits 15 bits data width
kSPI_Data16Bits 16 bits data width

4.0.2.7.8 enum spi_ssel_t

Enumerator

kSPI_Ssel0 Slave select 0.
kSPI_Ssel1 Slave select 1.
kSPI_Ssel2 Slave select 2.
kSPI_Ssel3 Slave select 3.

4.0.2.7.9 anonymous enum

Enumerator

kStatus_SPI_Busy SPI bus is busy.
kStatus_SPI_Idle SPI is idle.
kStatus_SPI_Error SPI error.
kStatus_SPI_BaudrateNotSupport Baudrate is not support in current clock source.

4.0.2.7.10 enum _spi_interrupt_enable

Enumerator

kSPI_RxLvllrq Rx level interrupt.
kSPI_TxLvllrq Tx level interrupt.

4.0.2.7.11 enum _spi_statusflags

Enumerator

kSPI_TxEmptyFlag txFifo is empty
kSPI_TxNotFullFlag txFifo is not full
kSPI_RxNotEmptyFlag rxFIFO is not empty
kSPI_RxFullFlag rxFIFO is full

4.0.2.8 Variable Documentation

4.0.2.8.1 volatile uint8_t s_dummyData[]

4.0.3 I2C: Inter-Integrated Circuit Driver

4.0.3.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Inter-Integrated Circuit (I2C) module of MCUXpresso SDK devices.

The I2C driver includes functional APIs and transactional APIs.

Functional APIs are feature/property target low-level APIs. Functional APIs can be used for the I2C master/slave initialization/configuration/operation for optimization/customization purpose. Using the functional APIs requires the knowledge of the I2C master peripheral and how to organize functional APIs to meet the application requirements. The I2C functional operation groups provide the functional APIs set.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code using the functional APIs or accessing the hardware registers.

Transactional APIs support asynchronous transfer. This means that the functions [I2C_MasterTransferNonBlocking\(\)](#) set up the interrupt non-blocking transfer. When the transfer completes, the upper layer is notified through a callback function with the status.

4.0.3.2 Typical use case

4.0.3.2.1 Master Operation in functional method

```
i2c_master_config_t masterConfig;
uint8_t status;
status_t result = kStatus_Success;
uint8_t txBuff[BUFFER_SIZE];

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

/* Send start and slave address. */
I2C_MasterStart(EXAMPLE_I2C_MASTER_BASEADDR, 7-bit slave address,
                kI2C_Write/kI2C_Read);

/* Wait address sent out. */
while(!((status = I2C_GetStatusFlag(EXAMPLE_I2C_MASTER_BASEADDR)) & kI2C_IntPendingFlag))
{
}

if(status & kI2C_ReceiveNakFlag)
{
    return kStatus_I2C_Nak;
}

result = I2C_MasterWriteBlocking(EXAMPLE_I2C_MASTER_BASEADDR, txBuff, BUFFER_SIZE);

if(result)
{
}
```

```

    /* If error occurs, send STOP. */
    I2C_MasterStop(EXAMPLE_I2C_MASTER_BASEADDR, kI2CStop);
    return result;
}

while(! (I2C_GetStatusFlag(EXAMPLE_I2C_MASTER_BASEADDR) & kI2C_IntPendingFlag))
{

}

/* Wait all data sent out, send STOP. */
I2C_MasterStop(EXAMPLE_I2C_MASTER_BASEADDR, kI2CStop);

```

4.0.3.2.2 Master Operation in interrupt transactional method

```

i2c_master_handle_t g_m_handle;
volatile bool g_MasterCompletionFlag = false;
i2c_master_config_t masterConfig;
uint8_t status;
status_t result = kStatus_Success;
uint8_t txBuff[BUFFER_SIZE];
i2c_master_transfer_t masterXfer;

static void i2c_master_callback(I2C_Type *base, i2c_master_handle_t *handle,
    status_t status, void *userData)
{
    /* Signal transfer success when received success status. */
    if (status == kStatus_Success)
    {
        g_MasterCompletionFlag = true;
    }
}

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

masterXfer.slaveAddress = I2C_MASTER_SLAVE_ADDR_7BIT;
masterXfer.direction = kI2C_Write;
masterXfer.subaddress = NULL;
masterXfer.subaddressSize = 0;
masterXfer.data = txBuff;
masterXfer.dataSize = BUFFER_SIZE;
masterXfer.flags = kI2C_TransferDefaultFlag;

I2C_MasterTransferCreateHandle(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_handle,
    i2c_master_callback, NULL);
I2C_MasterTransferNonBlocking(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_handle, &
    masterXfer);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

4.0.3.2.3 Master Operation in DMA transactional method

```

i2c_master_dma_handle_t g_m_dma_handle;
dma_handle_t dmaHandle;
volatile bool g_MasterCompletionFlag = false;

```

```

i2c_master_config_t masterConfig;
uint8_t txBuff[BUFFER_SIZE];
i2c_master_transfer_t masterXfer;

static void i2c_master_callback(I2C_Type *base, i2c_master_dma_handle_t *handle,
    status_t status, void *userData)
{
    /* Signal transfer success when received success status. */
    if (status == kStatus_Success)
    {
        g_MasterCompletionFlag = true;
    }
}

/* Get default configuration for master. */
I2C_MasterGetDefaultConfig(&masterConfig);

/* Init I2C master. */
I2C_MasterInit(EXAMPLE_I2C_MASTER_BASEADDR, &masterConfig, I2C_MASTER_CLK);

masterXfer.slaveAddress = I2C_MASTER_SLAVE_ADDR_7BIT;
masterXfer.direction = kI2C_Write;
masterXfer.subaddress = NULL;
masterXfer.subaddressSize = 0;
masterXfer.data = txBuff;
masterXfer.dataSize = BUFFER_SIZE;
masterXfer.flags = kI2C_TransferDefaultFlag;

DMA_EnableChannel(EXAMPLE_DMA, EXAMPLE_I2C_MASTER_CHANNEL);
DMA_CreateHandle(&dmaHandle, EXAMPLE_DMA, EXAMPLE_I2C_MASTER_CHANNEL);

I2C_MasterTransferCreateHandleDMA(EXAMPLE_I2C_MASTER_BASEADDR, &
    g_m_dma_handle, i2c_master_callback, NULL, &dmaHandle);
I2C_MasterTransferDMA(EXAMPLE_I2C_MASTER_BASEADDR, &g_m_dma_handle, &masterXfer);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

```

4.0.3.2.4 Slave Operation in functional method

```

i2c_slave_config_t slaveConfig;
uint8_t status;
status_t result = kStatus_Success;

I2C_SlaveGetDefaultConfig(&slaveConfig); /*default configuration 7-bit addressing
    mode*/
slaveConfig.slaveAddr = 7-bit address
slaveConfig.addressingMode = kI2C_Address7bit/kI2C_RangeMatch;
I2C_SlaveInit(EXAMPLE_I2C_SLAVE_BASEADDR, &slaveConfig);

/* Wait address match. */
while (!((status = I2C_GetStatusFlag(EXAMPLE_I2C_SLAVE_BASEADDR)) & kI2C_AddressMatchFlag))
{
}

/* Slave transmit, master reading from slave. */
if (status & kI2C_TransferDirectionFlag)
{
    result = I2C_SlaveWriteBlocking(EXAMPLE_I2C_SLAVE_BASEADDR);
}
else

```



```

{
    I2C_SlaveReadBlocking(EXAMPLE_I2C_SLAVE_BASEADDR);
}

return result;

```

4.0.3.2.5 Slave Operation in interrupt transactional method

```

i2c_slave_config_t slaveConfig;
i2c_slave_handle_t g_s_handle;
volatile bool g_SlaveCompletionFlag = false;

static void i2c_slave_callback(I2C_Type *base, i2c_slave_transfer_t *xfer, void *
    userData)
{
    switch (xfer->event)
    {
        /* Transmit request */
        case kI2C_SlaveTransmitEvent:
            /* Update information for transmit process */
            xfer->data = g_slave_buff;
            xfer->dataSize = I2C_DATA_LENGTH;
            break;

        /* Receive request */
        case kI2C_SlaveReceiveEvent:
            /* Update information for received process */
            xfer->data = g_slave_buff;
            xfer->dataSize = I2C_DATA_LENGTH;
            break;

        /* Transfer done */
        case kI2C_SlaveCompletionEvent:
            g_SlaveCompletionFlag = true;
            break;

        default:
            g_SlaveCompletionFlag = true;
            break;
    }
}

I2C_SlaveGetDefaultConfig(&slaveConfig); /*default configuration 7-bit addressing
    mode*/
slaveConfig.slaveAddr = 7-bit address
slaveConfig.addressingMode = kI2C_Address7bit/kI2C_RangeMatch;

I2C_SlaveInit(EXAMPLE_I2C_SLAVE_BASEADDR, &slaveConfig);

I2C_SlaveTransferCreateHandle(EXAMPLE_I2C_SLAVE_BASEADDR, &g_s_handle,
    i2c_slave_callback, NULL);

I2C_SlaveTransferNonBlocking(EXAMPLE_I2C_SLAVE_BASEADDR, &g_s_handle,
    kI2C_SlaveCompletionEvent);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}
g_SlaveCompletionFlag = false;

```



Modules

- [I2C CMSIS Driver](#)
- [I2C DMA Driver](#)
- [I2C Driver](#)
- [I2C FreeRTOS Driver](#)
- [I2C Master Driver](#)
- [I2C Slave Driver](#)

4.0.4 I2C CMSIS Driver

This section describes the programming interface of the I2C Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The I2C CMSIS driver includes transactional APIs.

Transactional APIs are transaction target high-level APIs. The transactional APIs can be used to enable the peripheral quickly and also in the application if the code size and performance of transactional APIs satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code accessing the hardware registers.

```
void I2C_MasterSignalEvent_t(uint32_t event)
{
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_MasterCompletionFlag = true;
    }
}

/*Init I2C MASTER*/
EXAMPLE_I2C_MASTER.Initialize(I2C_MasterSignalEvent_t);

EXAMPLE_I2C_MASTER.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
EXAMPLE_I2C_MASTER.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);

/*start transmit*/
EXAMPLE_I2C_MASTER.MasterTransmit(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

void I2C_MasterSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_MasterCompletionFlag = true;
    }
}

/* Init DMA*/
DMA_Init(EXAMPLE_DMA);

/*Init I2C MASTER*/
EXAMPLE_I2C_MASTER.Initialize(I2C_MasterSignalEvent_t);

EXAMPLE_I2C_MASTER.PowerControl(ARM_POWER_FULL);

/*config transmit speed*/
EXAMPLE_I2C_MASTER.Control(ARM_I2C_BUS_SPEED, ARM_I2C_BUS_SPEED_STANDARD);
```

```

/*start transfer*/
EXAMPLE_I2C_MASTER.MasterReceive(I2C_MASTER_SLAVE_ADDR, g_master_buff, I2C_DATA_LENGTH, false);

/* Wait for transfer completed. */
while (!g_MasterCompletionFlag)
{
}
g_MasterCompletionFlag = false;

void I2C_SlaveSignalEvent_t(uint32_t event)
{
    /* Transfer done */
    if (event == ARM_I2C_EVENT_TRANSFER_DONE)
    {
        g_SlaveCompletionFlag = true;
    }
}

/*Init I2C SLAVE*/
EXAMPLE_I2C_SLAVE.Initialize(I2C_SlaveSignalEvent_t);

EXAMPLE_I2C_SLAVE.PowerControl(ARM_POWER_FULL);

/*config slave addr*/
EXAMPLE_I2C_SLAVE.Control(ARM_I2C_OWN_ADDRESS, I2C_MASTER_SLAVE_ADDR);

/*start transfer*/
EXAMPLE_I2C_SLAVE.SlaveReceive(g_slave_buff, I2C_DATA_LENGTH);

/* Wait for transfer completed. */
while (!g_SlaveCompletionFlag)
{
}
g_SlaveCompletionFlag = false;

```

4.0.5 USART: Universal Synchronous/Asynchronous Receiver/Transmitter Driver

4.0.5.1 Overview

The MCUXpresso SDK provides a peripheral UART driver for the Universal Synchronous Receiver/Transmitter (USART) module of MCUXpresso SDK devices. Driver does not support synchronous mode.

The USART driver includes two parts: functional APIs and transactional APIs.

Functional APIs are used for USART initialization/configuration/operation for optimization/customization purpose. Using the functional API requires the knowledge of the USART peripheral and know how to organize functional APIs to meet the application requirements. All functional API use the peripheral base address as the first parameter. USART functional operation groups provide the functional APIs set.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements, see the transactional API implementation and write custom code. All transactional APIs use the `usart_handle_t` as the second parameter. Initialize the handle by calling the [USART_TransferCreateHandle\(\)](#) API.

Transactional APIs support asynchronous transfer, which means that the functions [USART_TransferSendNonBlocking\(\)](#) and [USART_TransferReceiveNonBlocking\(\)](#) set up an interrupt for data transfer. When the transfer completes, the upper layer is notified through a callback function with the `kStatus_USART_TxIdle` and `kStatus_USART_RxIdle`.

Transactional receive APIs support the ring buffer. Prepare the memory for the ring buffer and pass in the start address and size while calling the [USART_TransferCreateHandle\(\)](#). If passing `NULL`, the ring buffer feature is disabled. When the ring buffer is enabled, the received data is saved to the ring buffer in the background. The [USART_TransferReceiveNonBlocking\(\)](#) function first gets data from the ring buffer. If the ring buffer does not have enough data, the function first returns the data in the ring buffer and then saves the received data to user memory. When all data is received, the upper layer is informed through a callback with the `kStatus_USART_RxIdle`.

If the receive ring buffer is full, the upper layer is informed through a callback with the `kStatus_USART_RxRingBufferOverflow`. In the callback function, the upper layer reads data out from the ring buffer. If not, the oldest data is overwritten by the new data.

The ring buffer size is specified when creating the handle. Note that one byte is reserved for the ring buffer maintenance. When creating handle using the following code:

```
USART_TransferCreateHandle(USART0, &handle, USART_UserCallback, NULL);
```

In this example, the buffer size is 32, but only 31 bytes are used for saving data.

4.0.5.2 Typical use case

4.0.5.2.1 USART Send/receive using a polling method

```
uint8_t ch;
```

```

USART_GetDefaultConfig(&user_config);
user_config.baudRate_Bps = 115200U;
user_config.enableTx = true;
user_config.enableRx = true;

USART_Init(USART1, &user_config, 120000000U);

while(1)
{
    USART_ReadBlocking(USART1, &ch, 1);
    USART_WriteBlocking(USART1, &ch, 1);
}

```

4.0.5.2.2 USART Send using an interrupt method

```

usart_handle_t g_usartHandle;
usart_config_t user_config;
usart_transfer_t sendXfer;
usart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t sendData[] = {'H', 'e', 'l', 'l', 'o'};
uint8_t receiveData[32];

void USART_UserCallback(usart_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_USART_TxIdle == status)
    {
        txFinished = true;
    }

    if (kStatus_USART_RxIdle == status)
    {
        rxFinished = true;
    }
}

void main(void)
{
    //...

    USART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableTx = true;
    user_config.enableRx = true;

    USART_Init(USART1, &user_config, 120000000U);
    USART_TransferCreateHandle(USART1, &g_usartHandle, USART_UserCallback, NULL);

    // Prepare to send.
    sendXfer.data = sendData;
    sendXfer.dataSize = sizeof(sendData);
    txFinished = false;

    // Send out.
    USART_TransferSendNonBlocking(USART1, &g_usartHandle, &sendXfer);

    // Wait send finished.
    while (!txFinished)
    {
    }

    // Prepare to receive.

```

```

receiveXfer.data = receiveData;
receiveXfer.dataSize = sizeof(receiveData);
rxFinished = false;

// Receive.
USART_TransferReceiveNonBlocking(USART1, &g_usartHandle, &receiveXfer,
    NULL);

// Wait receive finished.
while (!rxFinished)
{
}

// ...
}

```

4.0.5.2.3 USART Receive using the ringbuffer feature

```

#define RING_BUFFER_SIZE 64
#define RX_DATA_SIZE 32

usart_handle_t g_usartHandle;
usart_config_t user_config;
usart_transfer_t sendXfer;
usart_transfer_t receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t receiveData[RX_DATA_SIZE];
uint8_t ringBuffer[RING_BUFFER_SIZE];

void USART_UserCallback(usart_handle_t *handle, status_t status, void *userData)
{
    userData = userData;

    if (kStatus_USART_RxIdle == status)
    {
        rxFinished = true;
    }
}

void main(void)
{
    size_t bytesRead;
    //...

    USART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableTx = true;
    user_config.enableRx = true;

    USART_Init(USART1, &user_config, 120000000U);
    USART_TransferCreateHandle(USART1, &g_usartHandle, USART_UserCallback, NULL);
    USART_TransferStartRingBuffer(USART1, &g_usartHandle, ringBuffer,
        RING_BUFFER_SIZE);
    // Now the RX is working in background, receive in to ring buffer.

    // Prepare to receive.
    receiveXfer.data = receiveData;
    receiveXfer.dataSize = sizeof(receiveData);
    rxFinished = false;

    // Receive.
    USART_TransferReceiveNonBlocking(USART1, &g_usartHandle, &receiveXfer);

    if (bytesRead = RX_DATA_SIZE) /* Have read enough data. */

```

```

    {
        ;
    }
    else
    {
        if (bytesRead) /* Received some data, process first. */
        {
            ;
        }

        // Wait receive finished.
        while (!rxFinished)
        {
        }
    }

    // ...
}

```

4.0.5.2.4 USART Send using the DMA method

```

USART_HandleTypeDef g_usartHandle;
DMA_HandleTypeDef g_usartTxDMAHandle;
DMA_HandleTypeDef g_usartRxDMAHandle;
USART_ConfigTypeDef user_config;
USART_TransferTypeDef sendXfer;
USART_TransferTypeDef receiveXfer;
volatile bool txFinished;
volatile bool rxFinished;
uint8_t sendData[] = {'H', 'e', 'l', 'l', 'o'};
uint8_t receiveData[32];

void USART_UserCallback(USART_HandleTypeDef *handle, USART_StatusTypeDef status, void *userData)
{
    userData = userData;

    if (kStatus_USART_TxIdle == status)
    {
        txFinished = true;
    }

    if (kStatus_USART_RxIdle == status)
    {
        rxFinished = true;
    }
}

void main(void)
{
    //...

    USART_GetDefaultConfig(&user_config);
    user_config.baudRate_Bps = 115200U;
    user_config.enableTx = true;
    user_config.enableRx = true;

    USART_Init(USART1, &user_config, 120000000U);

    // Set up the DMA
    DMA_Init(DMA0);
    DMA_EnableChannel(DMA0, USART_TX_DMA_CHANNEL);
    DMA_EnableChannel(DMA0, USART_RX_DMA_CHANNEL);

    DMA_CreateHandle(&g_usartTxDMAHandle, DMA0, USART_TX_DMA_CHANNEL);
    DMA_CreateHandle(&g_usartRxDMAHandle, DMA0, USART_RX_DMA_CHANNEL);
}

```



```

USART_TransferCreateHandleDMA(USART1, &g_usartHandle, USART_UserCallback,
    NULL, &g_usartTxDmaHandle, &g_usartRxDmaHandle);

// Prepare to send.
sendXfer.data = sendData;
sendXfer.dataSize = sizeof(sendData);
txFinished = false;

// Send out.
USART_TransferSendDMA(USART1, &g_usartHandle, &sendXfer);

// Wait send finished.
while (!txFinished)
{
}

// Prepare to receive.
receiveXfer.data = receiveData;
receiveXfer.dataSize = sizeof(receiveData);
rxFinished = false;

// Receive.
USART_TransferReceiveDMA(USART1, &g_usartHandle, &receiveXfer);

// Wait receive finished.
while (!rxFinished)
{
}

// ...
}

```

Modules

- [USART CMSIS Driver](#)
- [USART DMA Driver](#)
- [USART Driver](#)
- [USART FreeRTOS Driver](#)

4.0.6 USART CMSIS Driver

This section describes the programming interface of the USART Cortex Microcontroller Software Interface Standard (CMSIS) driver. And this driver defines generic peripheral driver interfaces for middleware making it reusable across a wide range of supported microcontroller devices. The API connects microcontroller peripherals with middleware that implements for example communication stacks, file systems, or graphic user interfaces. More information and usage method see <http://www.keil.com/pack/doc/cmsis/Driver/html/index.html>.

The USART driver includes transactional APIs.

Transactional APIs can be used to enable the peripheral quickly and in the application if the code size and performance of transactional APIs can satisfy the requirements. If the code size and performance are critical requirements please write custom code.

```
/* USART callback */
void USART_Callback(uint32_t event)
{
    if (event == ARM_USART_EVENT_SEND_COMPLETE)
    {
        txOnGoing = false;
    }
}

Driver_USART0.Initialize(USART_Callback);
Driver_USART0.PowerControl(ARM_POWER_FULL);
/* Send g_tipString out. */
txOnGoing = true;
Driver_USART0.Send(g_tipString, sizeof(g_tipString) - 1);

/* Wait send finished */
while (txOnGoing)
{
}

/* USART callback */
void USART_Callback(uint32_t event)
{
    if (event == ARM_USART_EVENT_SEND_COMPLETE)
    {
        txOnGoing = false;
    }
}

Driver_USART0.Initialize(USART_Callback);
DMA_Init(DMA0);
Driver_USART0.PowerControl(ARM_POWER_FULL);

/* Send g_tipString out. */
txOnGoing = true;

Driver_USART0.Send(g_tipString, sizeof(g_tipString) - 1);

/* Wait send finished */
while (txOnGoing)
{
}
```

4.0.7 ANACTRL: Analog Control Driver

4.0.7.1 Function groups

The ANACTRL driver supports initialization/configuration/operation for optimization/customization purpose.

4.0.7.2 Overview

This function group is to enable/disable the clock for the ANACTRL module.

The function `ANACTRL_SetFro192M` sets the on-chip high-speed Free Running Oscillator. The function `ANACTRL_GetDefaultFro192MConfig()` gets the default configuration.

The function `ANACTRL_SetXo32M` sets the 32 MHz Crystal oscillator. The function `ANACTRL_GetDefaultXo32MConfig()` gets the default configuration.

This function measures the target frequency according to the reference frequency.

Provides functions to enable/disable/clear ANACTRL interrupts.

Provides functions to get the ANACTRL status.

Data Structures

- struct `anactrl_fro192M_config_t`
Configuration for FRO192M [More...](#)
- struct `anactrl_xo32M_config_t`
Configuration for XO32M [More...](#)

Macros

- `#define FSL_ANACTRL_DRIVER_VERSION (MAKE_VERSION(2, 1, 2)) /*!< Version 2.1.2.
*/`
ANACTRL driver version.

Enumerations

- enum `_anactrl_interrupt_flags` {
 `kANACTRL_BodVbatFlag`,
 `kANACTRL_BodVbatInterruptFlag`,
 `kANACTRL_BodVbatPowerFlag`,
 `kANACTRL_BodCoreFlag`,
 `kANACTRL_BodCoreInterruptFlag`,
 `kANACTRL_BodCorePowerFlag`,
 `kANACTRL_DcdcFlag`,
 `kANACTRL_DcdcInterruptFlag`,
}

`kANACTRL_DcdcPowerFlag }`

ANACTRL interrupt flags.

- enum `_anactrl_interrupt` {
`kANACTRL_BodVbatInterruptEnable`,
`kANACTRL_BodCoreInterruptEnable`,
`kANACTRL_DcdcInterruptEnable` = `ANACTRL_BOD_DCDC_INT_CTRL_DCDC_INT_ENABLE_MASK`,
`kANACTRL_BodVbatInterruptClear`,
`kANACTRL_BodCoreInterruptClear`,
`kANACTRL_DcdcInterruptClear` = `ANACTRL_BOD_DCDC_INT_CTRL_DCDC_INT_CLEAR_MASK` }

ANACTRL interrupt control.

- enum `_anactrl_flags` {
`kANACTRL_FlashPowerDownFlag` = `ANACTRL_ANALOG_CTRL_STATUS_FLASH_PWDWN_MASK`,
`kANACTRL_FlashInitErrorFlag` }

ANACTRL status flags.

- enum `_anactrl_osc_flags` {
`kANACTRL_OutputClkValidFlag` = `ANACTRL_FRO192M_STATUS_CLK_VALID_MASK`,
`kANACTRL_CC0ThresholdVoltageFlag`,
`kANACTRL_XO32MOutputReadyFlag` }

ANACTRL FRO192M and XO32M status flags.

Initialization and deinitialization

- void `ANACTRL_Init` (`ANACTRL_Type *base`)
Enable the access to ANACTRL registers and initialize ANACTRL module.
- void `ANACTRL_Deinit` (`ANACTRL_Type *base`)
De-initialize ANACTRL module.

Set oscillators

- void `ANACTRL_SetFro192M` (`ANACTRL_Type *base`, `anactrl_fro192M_config_t *config`)
Set the on-chip high-speed Free Running Oscillator.
- void `ANACTRL_GetDefaultFro192MConfig` (`anactrl_fro192M_config_t *config`)
Get the default configuration of FRO192M.
- void `ANACTRL_SetXo32M` (`ANACTRL_Type *base`, `anactrl_xo32M_config_t *config`)
Set the 32 MHz Crystal oscillator.
- void `ANACTRL_GetDefaultXo32MConfig` (`anactrl_xo32M_config_t *config`)
Get the default configuration of XO32M.

Measure Frequency

- uint32_t `ANACTRL_MeasureFrequency` (`ANACTRL_Type *base`, uint8_t scale, uint32_t refClkFreq)
Measure Frequency.

Interrupt Interface

- static void [ANACTRL_EnableInterrupts](#) (ANACTRL_Type *base, uint32_t mask)
Enable the ANACTRL interrupts.
- static void [ANACTRL_DisableInterrupts](#) (ANACTRL_Type *base, uint32_t mask)
Disable the ANACTRL interrupts.
- static void [ANACTRL_ClearInterrupts](#) (ANACTRL_Type *base, uint32_t mask)
Clear the ANACTRL interrupts.

Status Interface

- static uint32_t [ANACTRL_GetStatusFlags](#) (ANACTRL_Type *base)
Get ANACTRL status flags.
- static uint32_t [ANACTRL_GetOscStatusFlags](#) (ANACTRL_Type *base)
Get ANACTRL oscillators status flags.
- static uint32_t [ANACTRL_GetInterruptStatusFlags](#) (ANACTRL_Type *base)
Get ANACTRL interrupt status flags.

4.0.7.3 Data Structure Documentation

4.0.7.3.1 struct anactrl_fro192M_config_t

This structure holds the configuration settings for the on-chip high-speed Free Running Oscillator. To initialize this structure to reasonable defaults, call the [ANACTRL_GetDefaultFro192MConfig\(\)](#) function and pass a pointer to your config structure instance.

Data Fields

- bool [enable12MHzClk](#)
Enable 12MHz clock.
- bool [enable96MHzClk](#)
Enable 96MHz clock.

4.0.7.3.1.1 Field Documentation

4.0.7.3.1.1.1 bool anactrl_fro192M_config_t::enable12MHzClk

4.0.7.3.1.1.2 bool anactrl_fro192M_config_t::enable96MHzClk

4.0.7.3.2 struct anactrl_xo32M_config_t

This structure holds the configuration settings for the 32 MHz crystal oscillator. To initialize this structure to reasonable defaults, call the [ANACTRL_GetDefaultXo32MConfig\(\)](#) function and pass a pointer to your config structure instance.

Data Fields

- bool [enableACBufferBypass](#)
Enable XO AC buffer bypass in pll and top level.
- bool [enablePllUsbOutput](#)
Enable XO 32 MHz output to USB HS PLL.
- bool [enableSysCLkOutput](#)
Enable XO 32 MHz output to CPU system, SCT, and CLKOUT.

4.0.7.3.2.1 Field Documentation

4.0.7.3.2.1.1 bool `anactrl_xo32M_config_t::enableACBufferBypass`

4.0.7.3.2.1.2 bool `anactrl_xo32M_config_t::enablePllUsbOutput`

4.0.7.4 Macro Definition Documentation

4.0.7.4.1 `#define FSL_ANACTRL_DRIVER_VERSION (MAKE_VERSION(2, 1, 2)) /*!< Version 2.1.2. */`

4.0.7.5 Enumeration Type Documentation

4.0.7.5.1 enum `_anactrl_interrupt_flags`

Enumerator

kANACTRL_BodVbatFlag BOD VBAT Interrupt status before Interrupt Enable.
kANACTRL_BodVbatInterruptFlag BOD VBAT Interrupt status after Interrupt Enable.
kANACTRL_BodVbatPowerFlag Current value of BOD VBAT power status output.
kANACTRL_BodCoreFlag BOD CORE Interrupt status before Interrupt Enable.
kANACTRL_BodCoreInterruptFlag BOD CORE Interrupt status after Interrupt Enable.
kANACTRL_BodCorePowerFlag Current value of BOD CORE power status output.
kANACTRL_DcdcFlag DCDC Interrupt status before Interrupt Enable.
kANACTRL_DcdcInterruptFlag DCDC Interrupt status after Interrupt Enable.
kANACTRL_DcdcPowerFlag Current value of DCDC power status output.

4.0.7.5.2 enum `_anactrl_interrupt`

Enumerator

kANACTRL_BodVbatInterruptEnable BOD VBAT interrupt control.
kANACTRL_BodCoreInterruptEnable BOD CORE interrupt control.
kANACTRL_DcdcInterruptEnable DCDC interrupt control.
kANACTRL_BodVbatInterruptClear BOD VBAT interrupt clear.1: Clear the interrupt. Self-cleared bit.
kANACTRL_BodCoreInterruptClear BOD CORE interrupt clear.1: Clear the interrupt. Self-cleared bit.

kANACTRL_DcdcInterruptClear DCDC interrupt clear.1: Clear the interrupt. Self-cleared bit.

4.0.7.5.3 enum _anactrl_flags

Enumerator

kANACTRL_FlashPowerDownFlag Flash power-down status.

kANACTRL_FlashInitErrorFlag Flash initialization error status.

4.0.7.5.4 enum _anactrl_osc_flags

Enumerator

kANACTRL_OutputClkValidFlag Output clock valid signal.

kANACTRL_CCOTresholdVoltageFlag CCO threshold voltage detector output (signal vcco_ok).

kANACTRL_XO32MOutputReadyFlag Indicates XO out frequency stability.

4.0.7.6 Function Documentation

4.0.7.6.1 void ANACTRL_Init (ANACTRL_Type * *base*)

Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

4.0.7.6.2 void ANACTRL_Deinit (ANACTRL_Type * *base*)

Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

4.0.7.6.3 void ANACTRL_SetFro192M (ANACTRL_Type * *base*, anactrl_fro192M_config_t * *config*)

Parameters

<i>base</i>	ANACTRL peripheral base address.
<i>config</i>	Pointer to FRO192M configuration structure. Refer to "anactrl_fro192M_config_t" structure.

4.0.7.6.4 void ANACTRL_GetDefaultFro192MConfig (anactrl_fro192M_config_t * *config*)

The default values are: code config->enable12MHzClk = true; config->enable96MHzClk = false; encode

Parameters

<i>config</i>	Pointer to FRO192M configuration structure. Refer to "anactrl_fro192M_config_t" structure.
---------------	--

4.0.7.6.5 void ANACTRL_SetXo32M (ANACTRL_Type * *base*, anactrl_xo32M_config_t * *config*)

Parameters

<i>base</i>	ANACTRL peripheral base address.
<i>config</i>	Pointer to XO32M configuration structure. Refer to "anactrl_xo32M_config_t" structure.

4.0.7.6.6 void ANACTRL_GetDefaultXo32MConfig (anactrl_xo32M_config_t * *config*)

The default values are: code config->enablePllUsbOutput = false; config->enableSysClkOutput = false; encode

Parameters

<i>config</i>	Pointer to XO32M configuration structure. Refer to "anactrl_xo32M_config_t" structure.
---------------	--

4.0.7.6.7 uint32_t ANACTRL_MeasureFrequency (ANACTRL_Type * *base*, uint8_t *scale*, uint32_t *refClkFreq*)

This function measures target frequency according to a accurate reference frequency. The formula is: $F_{target} = (CAPVAL * F_{reference}) / ((1 < SCALE) - 1)$

Parameters

<i>base</i>	ANACTRL peripheral base address. Define the power of 2 count that ref counter counts to during measurement. frequency of the reference clock.
-------------	---

Returns

frequency of the target clock.

the minimum count (scale) is 2.

4.0.7.6.8 static void ANACTRL_EnableInterrupts (ANACTRL_Type * *base*, uint32_t *mask*)
[inline], [static]

Parameters

<i>bas</i>	ANACTRL peripheral base address.
<i>mask</i>	The interrupt mask. Refer to "_anactrl_interrupt" enumeration.

4.0.7.6.9 static void ANACTRL_DisableInterrupts (ANACTRL_Type * *base*, uint32_t *mask*)
[inline], [static]

Parameters

<i>bas</i>	ANACTRL peripheral base address.
<i>mask</i>	The interrupt mask. Refer to "_anactrl_interrupt" enumeration.

4.0.7.6.10 static void ANACTRL_ClearInterrupts (ANACTRL_Type * *base*, uint32_t *mask*)
[inline], [static]

Parameters

<i>bas</i>	ANACTRL peripheral base address.
<i>mask</i>	The interrupt mask. Refer to "_anactrl_interrupt" enumeration.

4.0.7.6.11 static uint32_t ANACTRL_GetStatusFlags (ANACTRL_Type * *base*) **[inline], [static]**

This function gets Analog control status flags. The flags are returned as the logical OR value of the enumerators [_anactrl_flags](#). To check for a specific status, compare the return value with enumerators in

the [_anactrl_flags](#). For example, to check whether the flash is in power down mode:

```
*      if (kANACTRL_FlashPowerDownFlag & ANACTRL_ANACTRL_GetStatusFlags (ANACTRL) )
*      {
*          ...
*      }
*
```

Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

Returns

ANACTRL status flags which are given in the enumerators in the [_anactrl_flags](#).

4.0.7.6.12 static uint32_t ANACTRL_GetOscStatusFlags (ANACTRL_Type * *base*) [inline], [static]

This function gets Anactrl oscillators status flags. The flags are returned as the logical OR value of the enumerators [_anactrl_osc_flags](#). To check for a specific status, compare the return value with enumerators in the [_anactrl_osc_flags](#). For example, to check whether the FRO192M clock output is valid:

```
*      if (kANACTRL_OutputClkValidFlag & ANACTRL_ANACTRL_GetOscStatusFlags (
*      ANACTRL) )
*      {
*          ...
*      }
*
```

Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

Returns

ANACTRL oscillators status flags which are given in the enumerators in the [_anactrl_osc_flags](#).

4.0.7.6.13 static uint32_t ANACTRL_GetInterruptStatusFlags (ANACTRL_Type * *base*) [inline], [static]

This function gets Anactrl interrupt status flags. The flags are returned as the logical OR value of the enumerators [_anactrl_interrupt_flags](#). To check for a specific status, compare the return value with enumerators in the [_anactrl_interrupt_flags](#). For example, to check whether the VBAT voltage level is above the threshold:

```

*      if (kANACTRL_BodVbatPowerFlag & ANACTRL_ANACTRL_GetInterruptStatusFlags(
        ANACTRL))
*      {
*          ...
*      }
*

```

Parameters

<i>base</i>	ANACTRL peripheral base address.
-------------	----------------------------------

Returns

ANACTRL oscillators status flags which are given in the enumerators in the [_anactrl_osc_flags](#).

4.0.8 CASPER: The Cryptographic Accelerator and Signal Processing Engine with RAM sharing

4.0.8.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Cryptographic Accelerator and Signal Processing Engine with RAM sharing (CASPER) module of MCUXpresso SDK devices. The CASPER peripheral provides acceleration of asymmetric cryptographic algorithms as well as optionally of certain signal processing algorithms. The cryptographic acceleration is normally used in conjunction with pure-hardware blocks for hashing and symmetric cryptography, thereby providing performance and energy efficiency for a range of cryptographic uses.

Blocking synchronous APIs are provided for selected cryptographic algorithms using CASPER hardware. The driver interface intends to be easily integrated with generic software crypto libraries such as mbedTLS or wolfSSL. The CASPER operations are complete (and results are made available for further usage) when a function returns. When called, these functions do not return until an CASPER operation is complete. These functions use main CPU for simple polling loops to determine operation complete or error status and also for plaintext or ciphertext data movements. The driver functions are not re-entrant. These functions provide typical interface to upper layer or application software.

4.0.8.2 CASPER Driver Initialization and deinitialization

CASPER Driver is initialized by calling the [CASPER_Init\(\)](#) function, it resets the CASPER module and enables its clock. CASPER Driver is deinitialized by calling the [CASPER_Deinit\(\)](#) function, it disables CASPER module clock.

4.0.8.3 Comments about API usage in RTOS

CASPER operations provided by this driver are not re-entrant. Thus, application software shall ensure the CASPER module operation is not requested from different tasks or interrupt service routines while an operation is in progress.

4.0.8.4 Comments about API usage in interrupt handler

All APIs shall not be used from interrupt handler as global variables are used.

4.0.8.5 CASPER Driver Examples

4.0.8.5.1 Simple examples

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/casper/`



Modules

- [casper_driver](#)
- [casper_driver_pkha](#)

4.0.9 casper_driver

4.0.9.1 Overview

Enumerations

- enum `casper_operation_t` { ,
 `kCASPER_OpMul6464Sum`,
 `kCASPER_OpMul6464FullSum`,
 `kCASPER_OpMul6464Reduce`,
 `kCASPER_OpAdd64` = 0x08,
 `kCASPER_OpSub64` = 0x09,
 `kCASPER_OpDouble64` = 0x0A,
 `kCASPER_OpXor64` = 0x0B,
 `kCASPER_OpRSub64` = 0x0C,
 `kCASPER_OpShiftLeft32`,
 `kCASPER_OpShiftRight32` = 0x11,
 `kCASPER_OpCopy` = 0x14,
 `kCASPER_OpRemask` = 0x15,
 `kCASPER_OpFill` = 0x16,
 `kCASPER_OpZero` = 0x17,
 `kCASPER_OpCompare` = 0x18,
 `kCASPER_OpCompareFast` = 0x19 }
 CASPER operation.

Functions

- void `CASPER_Init` (CASPER_Type *base)
 Enables clock and disables reset for CASPER peripheral.
- void `CASPER_Deinit` (CASPER_Type *base)
 Disables clock for CASPER peripheral.

Driver version

- #define `FSL_CASPER_DRIVER_VERSION` (MAKE_VERSION(2, 0, 8))
 CASPER driver version.

4.0.9.2 Macro Definition Documentation

4.0.9.2.1 #define FSL_CASPER_DRIVER_VERSION (MAKE_VERSION(2, 0, 8))

Version 2.0.8.

Current version: 2.0.8

Change log:

- Version 2.0.0
 - Initial version
- Version 2.0.1
 - Bug fix KPSDK-24531 `double_scalar_multiplication()` result may be all zeroes for some specific input
- Version 2.0.2
 - Bug fix KPSDK-25015 CASPER_MEMCPY hard-fault on LPC55xx when both source and destination buffers are outside of CASPER_RAM
- Version 2.0.3
 - Bug fix KPSDK-28107 RSUB, FILL and ZERO operations not implemented in `enum _casper_operation`.
- Version 2.0.4
 - For GCC compiler, enforce O1 optimize level, specifically to remove strict-aliasing option. This driver is very specific and requires `-fno-strict-aliasing`.
- Version 2.0.5
 - Fix sign-compare warning.
- Version 2.0.6
 - Fix IAR Pa082 warning.
- Version 2.0.7
 - Fix MISRA-C 2012 issue.
- Version 2.0.8
 - Add feature macro for CASPER_RAM_OFFSET.

4.0.9.3 Enumeration Type Documentation

4.0.9.3.1 `enum casper_operation_t`

Enumerator

kCASPER_OpMul6464Sum Walking 1 or more of J loop, doing $r=a*b$ using $64 \times 64=128$.

kCASPER_OpMul6464FullSum Walking 1 or more of J loop, doing $c,r=r+a*b$ using $64 \times 64=128$, but assume inner j loop.

kCASPER_OpMul6464Reduce Walking 1 or more of J loop, doing $c,r=r+a*b$ using $64 \times 64=128$, but sum all of w.

kCASPER_OpAdd64 Walking 1 or more of J loop, doing $c,r[-1]=r+a*b$ using $64 \times 64=128$, but skip 1st write.

kCASPER_OpSub64 Walking add with off_AB, and in/out off_RES doing $c,r=r+a+c$ using $64+64=65$.

kCASPER_OpDouble64 Walking subtract with off_AB, and in/out off_RES doing $r=r-a$ using $64-64=64$, with last borrow implicit if any.

kCASPER_OpXor64 Walking add to self with off_RES doing $c,r=r+r+c$ using $64+64=65$.

kCASPER_OpRSub64 Walking XOR with off_AB, and in/out off_RES doing $r=r^a$ using $64^64=64$.

kCASPER_OpShiftLeft32 Walking subtract with off_AB, and in/out off_RES using $r=a-r$.

kCASPER_OpShiftRight32 Walking shift left doing $r1,r=(b*D)|r1$, where D is 2^{amt} and is loaded

by app (off_CD not used)

kCASPER_OpCopy Walking shift right doing $r, r1 = (b * D) | r1$, where D is $2^{(32 - amt)}$ and is loaded by app (off_CD not used) and off_RES starts at MSW.

kCASPER_OpRemask Copy from ABoff to resoff, 64b at a time.

kCASPER_OpFill Copy and mask from ABoff to resoff, 64b at a time.

kCASPER_OpZero Fill RESOFF using 64 bits at a time with value in A and B.

kCASPER_OpCompare Fill RESOFF using 64 bits at a time of 0s.

kCASPER_OpCompareFast Compare two arrays, running all the way to the end.

4.0.9.4 Function Documentation

4.0.9.4.1 void CASPER_Init (CASPER_Type * *base*)

Enable clock and disable reset for CASPER.

Parameters

<i>base</i>	CASPER base address
-------------	---------------------

4.0.9.4.2 void CASPER_Deinit (CASPER_Type * *base*)

Disable clock and enable reset.

Parameters

<i>base</i>	CASPER base address
-------------	---------------------

4.0.10 casper_driver_pkha

4.0.10.1 Overview

Functions

- void [CASPER_ModExp](#) (CASPER_Type *base, const uint8_t *signature, const uint8_t *pubN, size_t wordLen, uint32_t pubE, uint8_t *plaintext)
Performs modular exponentiation - $(A^E) \bmod N$.
- void [CASPER_ECC_SECP256R1_Mul](#) (CASPER_Type *base, uint32_t resX[8], uint32_t resY[8], uint32_t X[8], uint32_t Y[8], uint32_t scalar[8])
Performs ECC secp256r1 point single scalar multiplication.
- void [CASPER_ECC_SECP256R1_MulAdd](#) (CASPER_Type *base, uint32_t resX[8], uint32_t resY[8], uint32_t X1[8], uint32_t Y1[8], uint32_t scalar1[8], uint32_t X2[8], uint32_t Y2[8], uint32_t scalar2[8])
Performs ECC secp256r1 point double scalar multiplication.
- void [CASPER_ECC_SECP384R1_Mul](#) (CASPER_Type *base, uint32_t resX[12], uint32_t resY[12], uint32_t X[12], uint32_t Y[12], uint32_t scalar[12])
Performs ECC secp384r1 point single scalar multiplication.
- void [CASPER_ECC_SECP384R1_MulAdd](#) (CASPER_Type *base, uint32_t resX[12], uint32_t resY[12], uint32_t X1[12], uint32_t Y1[12], uint32_t scalar1[12], uint32_t X2[12], uint32_t Y2[12], uint32_t scalar2[12])
Performs ECC secp384r1 point double scalar multiplication.

4.0.10.2 Function Documentation

4.0.10.2.1 void CASPER_ModExp (CASPER_Type * *base*, const uint8_t * *signature*, const uint8_t * *pubN*, size_t *wordLen*, uint32_t *pubE*, uint8_t * *plaintext*)

This function performs modular exponentiation.

Parameters

	<i>base</i>	CASPER base address
	<i>signature</i>	first addend (in little endian format)
	<i>pubN</i>	modulus (in little endian format)
	<i>wordLen</i>	Size of pubN in bytes
	<i>pubE</i>	exponent

out	<i>plaintext</i>	Output array to store result of operation (in little endian format)
-----	------------------	---

4.0.10.2.2 void CASPER_ECC_SECP256R1_Mul (CASPER_Type * *base*, uint32_t *resX*[8], uint32_t *resY*[8], uint32_t *X*[8], uint32_t *Y*[8], uint32_t *scalar*[8])

This function performs ECC secp256r1 point single scalar multiplication [resX; resY] = scalar * [X; Y] Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate in normal form, little endian.
out	<i>resY</i>	Output Y affine coordinate in normal form, little endian.
	<i>X</i>	Input X affine coordinate in normal form, little endian.
	<i>Y</i>	Input Y affine coordinate in normal form, little endian.
	<i>scalar</i>	Input scalar integer, in normal form, little endian.

4.0.10.2.3 void CASPER_ECC_SECP256R1_MulAdd (CASPER_Type * *base*, uint32_t *resX*[8], uint32_t *resY*[8], uint32_t *X1*[8], uint32_t *Y1*[8], uint32_t *scalar1*[8], uint32_t *X2*[8], uint32_t *Y2*[8], uint32_t *scalar2*[8])

This function performs ECC secp256r1 point double scalar multiplication [resX; resY] = scalar1 * [X1; Y1] + scalar2 * [X2; Y2] Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate.
out	<i>resY</i>	Output Y affine coordinate.
	<i>X1</i>	Input X1 affine coordinate.
	<i>Y1</i>	Input Y1 affine coordinate.

	<i>scalar1</i>	Input scalar1 integer.
	<i>X2</i>	Input X2 affine coordinate.
	<i>Y2</i>	Input Y2 affine coordinate.
	<i>scalar2</i>	Input scalar2 integer.

4.0.10.2.4 void CASPER_ECC_SECP384R1_Mul (CASPER_Type * *base*, uint32_t *resX*[12], uint32_t *resY*[12], uint32_t *X*[12], uint32_t *Y*[12], uint32_t *scalar*[12])

This function performs ECC secp384r1 point single scalar multiplication $[resX; resY] = scalar * [X; Y]$. Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate in normal form, little endian.
out	<i>resY</i>	Output Y affine coordinate in normal form, little endian.
	<i>X</i>	Input X affine coordinate in normal form, little endian.
	<i>Y</i>	Input Y affine coordinate in normal form, little endian.
	<i>scalar</i>	Input scalar integer, in normal form, little endian.

4.0.10.2.5 void CASPER_ECC_SECP384R1_MulAdd (CASPER_Type * *base*, uint32_t *resX*[12], uint32_t *resY*[12], uint32_t *X1*[12], uint32_t *Y1*[12], uint32_t *scalar1*[12], uint32_t *X2*[12], uint32_t *Y2*[12], uint32_t *scalar2*[12])

This function performs ECC secp384r1 point double scalar multiplication $[resX; resY] = scalar1 * [X1; Y1] + scalar2 * [X2; Y2]$. Coordinates are affine in normal form, little endian. Scalars are little endian. All arrays are little endian byte arrays, uint32_t type is used only to enforce the 32-bit alignment (0-mod-4 address).

Parameters

	<i>base</i>	CASPER base address
out	<i>resX</i>	Output X affine coordinate.

out	<i>resY</i>	Output Y affine coordinate.
	<i>X1</i>	Input X1 affine coordinate.
	<i>Y1</i>	Input Y1 affine coordinate.
	<i>scalar1</i>	Input scalar1 integer.
	<i>X2</i>	Input X2 affine coordinate.
	<i>Y2</i>	Input Y2 affine coordinate.
	<i>scalar2</i>	Input scalar2 integer.

4.0.11 Clock Driver

4.0.11.1 Overview

The MCUXpresso SDK provides APIs for MCUXpresso SDK devices' clock operation.

Files

- file [fsl_clock.h](#)

Data Structures

- struct [pll_config_t](#)
PLL configuration structure. [More...](#)
- struct [pll_setup_t](#)
PLL0 setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration. [More...](#)

Macros

- #define [FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL](#) 0
Configure whether driver controls clock.
- #define [CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT](#) 2U
User-defined the size of cache for [CLOCK_PllGetConfig\(\)](#) function.
- #define [ROM_CLOCKS](#)
Clock ip name array for ROM.
- #define [SRAM_CLOCKS](#)
Clock ip name array for SRAM.
- #define [FLASH_CLOCKS](#)
Clock ip name array for FLASH.
- #define [FMC_CLOCKS](#)
Clock ip name array for FMC.
- #define [INPUTMUX_CLOCKS](#)
Clock ip name array for INPUTMUX.
- #define [IOCON_CLOCKS](#)
Clock ip name array for IOCON.
- #define [GPIO_CLOCKS](#)
Clock ip name array for GPIO.
- #define [PINT_CLOCKS](#)
Clock ip name array for PINT.
- #define [GINT_CLOCKS](#)
Clock ip name array for GINT.
- #define [DMA_CLOCKS](#)
Clock ip name array for DMA.
- #define [CRC_CLOCKS](#)
Clock ip name array for CRC.
- #define [WWDT_CLOCKS](#)
Clock ip name array for WWDT.

- #define **RTC_CLOCKS**
Clock ip name array for RTC.
- #define **MAILBOX_CLOCKS**
Clock ip name array for Mailbox.
- #define **LPADC_CLOCKS**
Clock ip name array for LPADC.
- #define **MRT_CLOCKS**
Clock ip name array for MRT.
- #define **OSTIMER_CLOCKS**
Clock ip name array for OSTIMER.
- #define **SCT_CLOCKS**
Clock ip name array for SCT0.
- #define **UTICK_CLOCKS**
Clock ip name array for UTICK.
- #define **FLEXCOMM_CLOCKS**
Clock ip name array for FLEXCOMM.
- #define **LPUART_CLOCKS**
Clock ip name array for LPUART.
- #define **BI2C_CLOCKS**
Clock ip name array for BI2C.
- #define **LPSPi_CLOCKS**
Clock ip name array for LSPI.
- #define **FLEXI2S_CLOCKS**
Clock ip name array for FLEXI2S.
- #define **CTIMER_CLOCKS**
Clock ip name array for CTIMER.
- #define **COMP_CLOCKS**
Clock ip name array for COMP.
- #define **SDIO_CLOCKS**
Clock ip name array for SDIO.
- #define **USB1CLK_CLOCKS**
Clock ip name array for USB1CLK.
- #define **FREQME_CLOCKS**
Clock ip name array for FREQME.
- #define **USBRAM_CLOCKS**
Clock ip name array for USBRAM.
- #define **RNG_CLOCKS**
Clock ip name array for RNG.
- #define **USBHMR0_CLOCKS**
Clock ip name array for USBHMR0.
- #define **USBHSL0_CLOCKS**
Clock ip name array for USBHSL0.
- #define **HASHCRYPT_CLOCKS**
Clock ip name array for HashCrypt.
- #define **POWERQUAD_CLOCKS**
Clock ip name array for PowerQuad.
- #define **PLULUT_CLOCKS**
Clock ip name array for PLULUT.
- #define **PUF_CLOCKS**
Clock ip name array for PUF.
- #define **CASPER_CLOCKS**

- *Clock ip name array for CASPER.*
- #define **ANALOGCTRL_CLOCKS**
- *Clock ip name array for ANALOGCTRL.*
- #define **HS_LSPI_CLOCKS**
- *Clock ip name array for HS_LSPI.*
- #define **GPIO_SEC_CLOCKS**
- *Clock ip name array for GPIO_SEC.*
- #define **GPIO_SEC_INT_CLOCKS**
- *Clock ip name array for GPIO_SEC_INT.*
- #define **USBD_CLOCKS**
- *Clock ip name array for USBD.*
- #define **USBH_CLOCKS**
- *Clock ip name array for USBH.*
- #define **CLK_GATE_REG_OFFSET_SHIFT** 8U
- *Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock.*
- #define **BUS_CLK kCLOCK_BusClk**
- *Peripherals clock source definition.*
- #define **CLK_ATTACH_ID**(mux, sel, pos) (((uint32_t)(mux) << 0U) | (((uint32_t)(sel) + 1U) & 0xFU) << 8U) << ((uint32_t)(pos)*12U))
- *Clock Mux Switches The encoding is as follows each connection identified is 32bits wide while 24bits are valuable starting from LSB upwards.*
- #define **PLL_CONFIGFLAG_USEINRATE** (1U << 0U)
- *PLL configuration structure flags for 'flags' field These flags control how the PLL configuration function sets up the PLL setup structure.*
- #define **PLL_CONFIGFLAG_FORCENOFRACT** (1U << 2U)
- *Force non-fractional output mode, PLL output will not use the fractional, automatic bandwidth, or SS hardware.*
- #define **PLL_SETUPFLAG_POWERUP** (1U << 0U)
- *PLL setup structure flags for 'flags' field These flags control how the PLL setup function sets up the PLL.*
- #define **PLL_SETUPFLAG_WAITLOCK** (1U << 1U)
- *Setup will wait for PLL lock, implies the PLL will be powered on.*
- #define **PLL_SETUPFLAG_ADGVOLT** (1U << 2U)
- *Optimize system voltage for the new PLL rate.*
- #define **PLL_SETUPFLAG_USEFEEDBACKDIV2** (1U << 3U)
- *Use feedback divider by 2 in divider path.*

Enumerations

- enum **clock_ip_name_t**
- *Clock gate name used for CLOCK_EnableClock/CLOCK_DisableClock.*
- enum **clock_name_t** {

```

kCLOCK_CoreSysClk,
kCLOCK_BusClk,
kCLOCK_ClockOut,
kCLOCK_FroHf,
kCLOCK_Pll1Out,
kCLOCK_Mclk,
kCLOCK_Fro12M,
kCLOCK_ExtClk,
kCLOCK_Pll0Out,
kCLOCK_FlexI2S }

```

Clock name used to get clock frequency.

- enum `ss_progmodfm_t` {
`kSS_MF_512` = (0 << 20),
`kSS_MF_384` = (1 << 20),
`kSS_MF_256` = (2 << 20),
`kSS_MF_128` = (3 << 20),
`kSS_MF_64` = (4 << 20),
`kSS_MF_32` = (5 << 20),
`kSS_MF_24` = (6 << 20),
`kSS_MF_16` = (7 << 20) }

PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the PLL0SSCG1 register in the UM.

- enum `ss_progmoddp_t` {
`kSS_MR_K0` = (0 << 23),
`kSS_MR_K1` = (1 << 23),
`kSS_MR_K1_5` = (2 << 23),
`kSS_MR_K2` = (3 << 23),
`kSS_MR_K3` = (4 << 23),
`kSS_MR_K4` = (5 << 23),
`kSS_MR_K6` = (6 << 23),
`kSS_MR_K8` = (7 << 23) }

PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the PLL0SSCG1 register in the UM.

- enum `ss_modwvctrl_t` {
`kSS_MC_NOC` = (0 << 26),
`kSS_MC_RECC` = (2 << 26),
`kSS_MC_MAXC` = (3 << 26) }

PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the PLL0SSCG1 register in the UM.

- enum `pll_error_t` {


```

kStatus_PLL_Success = MAKE_STATUS(kStatusGroup_Generic, 0),
kStatus_PLL_OutputTooLow = MAKE_STATUS(kStatusGroup_Generic, 1),
kStatus_PLL_OutputTooHigh = MAKE_STATUS(kStatusGroup_Generic, 2),
kStatus_PLL_InputTooLow = MAKE_STATUS(kStatusGroup_Generic, 3),
kStatus_PLL_InputTooHigh = MAKE_STATUS(kStatusGroup_Generic, 4),
kStatus_PLL_OutsideIntLimit = MAKE_STATUS(kStatusGroup_Generic, 5),
kStatus_PLL_CCOTooLow = MAKE_STATUS(kStatusGroup_Generic, 6),
kStatus_PLL_CCOTooHigh = MAKE_STATUS(kStatusGroup_Generic, 7) }

```

PLL status definitions.

- enum `clock_usbfs_src_t` {
`kCLOCK_UsbfsSrcFro` = (uint32_t)kCLOCK_FroHf,
`kCLOCK_UsbfsSrcPll0` = (uint32_t)kCLOCK_Pll0Out,
`kCLOCK_UsbfsSrcMainClock` = (uint32_t)kCLOCK_CoreSysClk,
`kCLOCK_UsbfsSrcPll1` = (uint32_t)kCLOCK_Pll1Out,
`kCLOCK_UsbfsSrcNone` }
USB FS clock source definition.
- enum `clock_usbhs_src_t` { `kCLOCK_UsbSrcUnused` = 0xFFFFFFFFU }
USBhs clock source definition.
- enum `clock_usb_phy_src_t` { `kCLOCK_UsbPhySrcExt` = 0U }
Source of the USB HS PHY.

Functions

- static void `CLOCK_EnableClock` (`clock_ip_name_t` clk)
Enable the clock for specific IP.
- static void `CLOCK_DisableClock` (`clock_ip_name_t` clk)
Disable the clock for specific IP.
- `status_t` `CLOCK_SetupFROClocking` (uint32_t iFreq)
Initialize the Core clock to given frequency (12, 48 or 96 MHz). Turns on FRO and uses default CCO, if freq is 12000000, then high speed output is off, else high speed output is enabled.
- void `CLOCK_SetFLASHAccessCyclesForFreq` (uint32_t iFreq)
Set the flash wait states for the input frequency.
- `status_t` `CLOCK_SetupExtClocking` (uint32_t iFreq)
Initialize the external osc clock to given frequency.
- `status_t` `CLOCK_SetupI2SMClkClocking` (uint32_t iFreq)
Initialize the I2S MCLK clock to given frequency.
- `status_t` `CLOCK_SetupPLUClkInClocking` (uint32_t iFreq)
Initialize the PLU CLKIN clock to given frequency.
- void `CLOCK_AttachClk` (`clock_attach_id_t` connection)
Configure the clock selection muxes.
- `clock_attach_id_t` `CLOCK_GetClockAttachId` (`clock_attach_id_t` attachId)
Get the actual clock attach id. This function uses the offset in input attach id, then it reads the actual source value in the register and combine the offset to obtain an actual attach id.
- void `CLOCK_SetClkDiv` (`clock_div_name_t` div_name, uint32_t divided_by_value, bool reset)
Setup peripheral clock dividers.
- void `CLOCK_SetRtc1khzClkDiv` (uint32_t divided_by_value)
Setup rtc 1khz clock divider.
- void `CLOCK_SetRtc1hzClkDiv` (uint32_t divided_by_value)

- *Setup rtc 1hz clock divider.*
- uint32_t [CLOCK_SetFlexCommClock](#) (uint32_t id, uint32_t freq)
- *Set the flexcomm output frequency.*
- uint32_t [CLOCK_GetFlexCommInputClock](#) (uint32_t id)
- *Return Frequency of flexcomm input clock.*
- uint32_t [CLOCK_GetFreq](#) (clock_name_t clockName)
- *Return Frequency of selected clock.*
- uint32_t [CLOCK_GetFro12MFreq](#) (void)
- *Return Frequency of FRO 12MHz.*
- uint32_t [CLOCK_GetFro1MFreq](#) (void)
- *Return Frequency of FRO 1MHz.*
- uint32_t [CLOCK_GetClockOutClkFreq](#) (void)
- *Return Frequency of ClockOut.*
- uint32_t [CLOCK_GetAdcClkFreq](#) (void)
- *Return Frequency of Adc Clock.*
- uint32_t [CLOCK_GetUsb0ClkFreq](#) (void)
- *Return Frequency of Usb0 Clock.*
- uint32_t [CLOCK_GetUsb1ClkFreq](#) (void)
- *Return Frequency of Usb1 Clock.*
- uint32_t [CLOCK_GetMclkClkFreq](#) (void)
- *Return Frequency of MClk Clock.*
- uint32_t [CLOCK_GetSctClkFreq](#) (void)
- *Return Frequency of SCTimer Clock.*
- uint32_t [CLOCK_GetSdioClkFreq](#) (void)
- *Return Frequency of SDIO Clock.*
- uint32_t [CLOCK_GetExtClkFreq](#) (void)
- *Return Frequency of External Clock.*
- uint32_t [CLOCK_GetWdtClkFreq](#) (void)
- *Return Frequency of Watchdog.*
- uint32_t [CLOCK_GetFroHfFreq](#) (void)
- *Return Frequency of High-Freq output of FRO.*
- uint32_t [CLOCK_GetPll0OutFreq](#) (void)
- *Return Frequency of PLL.*
- uint32_t [CLOCK_GetPll1OutFreq](#) (void)
- *Return Frequency of USB PLL.*
- uint32_t [CLOCK_GetOsc32KFreq](#) (void)
- *Return Frequency of 32kHz osc.*
- uint32_t [CLOCK_GetCoreSysClkFreq](#) (void)
- *Return Frequency of Core System.*
- uint32_t [CLOCK_GetI2SMClkFreq](#) (void)
- *Return Frequency of I2S MCLK Clock.*
- uint32_t [CLOCK_GetPLUClkInFreq](#) (void)
- *Return Frequency of PLU CLKIN Clock.*
- uint32_t [CLOCK_GetFlexCommClkFreq](#) (uint32_t id)
- *Return Frequency of FlexComm Clock.*
- uint32_t [CLOCK_GetHsLspiClkFreq](#) (void)
- *Return Frequency of High speed SPI Clock.*
- uint32_t [CLOCK_GetCTimerClkFreq](#) (uint32_t id)
- *Return Frequency of CTimer functional Clock.*
- uint32_t [CLOCK_GetSystickClkFreq](#) (uint32_t id)
- *Return Frequency of SystickClock.*

- uint32_t [CLOCK_GetPLL0InClockRate](#) (void)
Return PLL0 input clock rate.
- uint32_t [CLOCK_GetPLL1InClockRate](#) (void)
Return PLL1 input clock rate.
- uint32_t [CLOCK_GetPLL0OutClockRate](#) (bool recompute)
Return PLL0 output clock rate.
- __STATIC_INLINE void [CLOCK_SetBypassPLL0](#) (bool bypass)
Enables and disables PLL0 bypass mode.
- __STATIC_INLINE void [CLOCK_SetBypassPLL1](#) (bool bypass)
Enables and disables PLL1 bypass mode.
- __STATIC_INLINE bool [CLOCK_IsPLL0Locked](#) (void)
Check if PLL is locked or not.
- __STATIC_INLINE bool [CLOCK_IsPLL1Locked](#) (void)
Check if PLL1 is locked or not.
- void [CLOCK_SetStoredPLL0ClockRate](#) (uint32_t rate)
Store the current PLL0 rate.
- uint32_t [CLOCK_GetPLL0OutFromSetup](#) (pll_setup_t *pSetup)
Return PLL0 output clock rate from setup structure.
- pll_error_t [CLOCK_SetupPLL0Data](#) (pll_config_t *pControl, pll_setup_t *pSetup)
Set PLL0 output based on the passed PLL setup data.
- pll_error_t [CLOCK_SetupPLL0Prec](#) (pll_setup_t *pSetup, uint32_t flagcfg)
Set PLL output from PLL setup structure (precise frequency)
- pll_error_t [CLOCK_SetPLL0Freq](#) (const pll_setup_t *pSetup)
Set PLL output from PLL setup structure (precise frequency)
- pll_error_t [CLOCK_SetPLL1Freq](#) (const pll_setup_t *pSetup)
Set PLL output from PLL setup structure (precise frequency)
- void [CLOCK_SetupPLL0Mult](#) (uint32_t multiply_by, uint32_t input_freq)
Set PLL0 output based on the multiplier and input frequency.
- static void [CLOCK_DisableUsbDevicefs0Clock](#) (clock_ip_name_t clk)
Disable USB clock.
- bool [CLOCK_EnableUsbfs0DeviceClock](#) (clock_usbfs_src_t src, uint32_t freq)
Enable USB Device FS clock.
- bool [CLOCK_EnableUsbfs0HostClock](#) (clock_usbfs_src_t src, uint32_t freq)
Enable USB HOST FS clock.
- bool [CLOCK_EnableUsbhs0PhyPllClock](#) (clock_usb_phy_src_t src, uint32_t freq)
Enable USB phy clock.
- bool [CLOCK_EnableUsbhs0DeviceClock](#) (clock_usbhs_src_t src, uint32_t freq)
Enable USB Device HS clock.
- bool [CLOCK_EnableUsbhs0HostClock](#) (clock_usbhs_src_t src, uint32_t freq)
Enable USB HOST HS clock.

Driver version

- #define [FSL_CLOCK_DRIVER_VERSION](#) (MAKE_VERSION(2, 3, 1))
CLOCK driver version 2.3.1.

4.0.11.2 Data Structure Documentation

4.0.11.2.1 struct pll_config_t

This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

Data Fields

- uint32_t [desiredRate](#)
Desired PLL rate in Hz.
- uint32_t [inputRate](#)
PLL input clock in Hz, only used if PLL_CONFIGFLAG_USEINRATE flag is set.
- uint32_t [flags](#)
PLL configuration flags, Or'ed value of PLL_CONFIGFLAG_ definitions.*
- [ss_progmodfm_t](#) [ss_mf](#)
SS Programmable modulation frequency, only applicable when not using PLL_CONFIGFLAG_FORCENOFRACT flag.
- [ss_progmoddp_t](#) [ss_mr](#)
SS Programmable frequency modulation depth, only applicable when not using PLL_CONFIGFLAG_FORCENOFRACT flag.
- [ss_modwvctrl_t](#) [ss_mc](#)
SS Modulation waveform control, only applicable when not using PLL_CONFIGFLAG_FORCENOFRACT flag.
- bool [mfDither](#)
false for fixed modulation frequency or true for dithering, only applicable when not using PLL_CONFIGFLAG_FORCENOFRACT flag

4.0.11.2.2 struct pll_setup_t

It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

Data Fields

- uint32_t [pllctrl](#)
PLL control register PLL0CTRL.
- uint32_t [pllndec](#)
PLL NDEC register PLL0NDEC.
- uint32_t [pllpdec](#)
PLL PDEC register PLL0PDEC.
- uint32_t [pllmdec](#)
PLL MDEC registers PLL0PDEC.
- uint32_t [pllsscg](#) [2]
PLL SSCTL registers PLL0SSCG.
- uint32_t [pllRate](#)
Actual PLL rate.
- uint32_t [flags](#)

PLL setup flags, Or'ed value of PLL_SETUPFLAG_ definitions.*

4.0.11.3 Macro Definition Documentation

4.0.11.3.1 #define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 3, 1))

4.0.11.3.2 #define FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL 0

When set to 0, peripheral drivers will enable clock in initialize function and disable clock in de-initialize function. When set to 1, peripheral driver will not control the clock, application could control the clock out of the driver.

Note

All drivers share this feature switcher. If it is set to 1, application should handle clock enable and disable for all drivers.

4.0.11.3.3 #define CLOCK_USR_CFG_PLL_CONFIG_CACHE_COUNT 2U

Once define this MACRO to be non-zero value, CLOCK_PllGetConfig() function would cache the recent calculation and accelerate the execution to get the right settings.

4.0.11.3.4 #define ROM_CLOCKS

Value:

```
{  
    \kCLOCK_Rom \  
}
```

4.0.11.3.5 #define SRAM_CLOCKS

Value:

```
{  
    \kCLOCK_Sram1, kCLOCK_Sram2, kCLOCK_Sram3, kCLOCK_Sram4 \  
}
```

4.0.11.3.6 #define FLASH_CLOCKS

Value:

```
{  
    \kCLOCK_Flash \  
}
```

4.0.11.3.7 #define FMC_CLOCKS

Value:

```
{  
    \kCLOCK_Fmc \  
}
```

4.0.11.3.8 #define INPUTMUX_CLOCKS

Value:

```
{  
    \kCLOCK_InputMux0 \  
}
```

4.0.11.3.9 #define IOCON_CLOCKS

Value:

```
{  
    \kCLOCK_Iocon \  
}
```

4.0.11.3.10 #define GPIO_CLOCKS

Value:

```
{  
    \kCLOCK_Gpio0, kCLOCK_Gpio1, kCLOCK_Gpio2, kCLOCK_Gpio3 \  
}
```

4.0.11.3.11 #define PINT_CLOCKS

Value:

```
{  
    \kCLOCK_Pint \  
}
```

4.0.11.3.12 #define GINT_CLOCKS

Value:

```
{  
    kCLOCK_Gint, kCLOCK_Gint \  
}
```

4.0.11.3.13 #define DMA_CLOCKS

Value:

```
{  
    kCLOCK_Dma0, kCLOCK_Dma1 \  
}
```

4.0.11.3.14 #define CRC_CLOCKS

Value:

```
{  
    kCLOCK_Crc \  
}
```

4.0.11.3.15 #define WWDT_CLOCKS

Value:

```
{  
    kCLOCK_Wwdt \  
}
```

4.0.11.3.16 #define RTC_CLOCKS

Value:

```
{  
    kCLOCK_Rtc \  
}
```

4.0.11.3.17 #define MAILBOX_CLOCKS

Value:

```
{
    KCLOCK_Mailbox \
}
```

4.0.11.3.18 #define LPADC_CLOCKS

Value:

```
{
    KCLOCK_Adc0 \
}
```

4.0.11.3.19 #define MRT_CLOCKS

Value:

```
{
    KCLOCK_Mrt \
}
```

4.0.11.3.20 #define OSTIMER_CLOCKS

Value:

```
{
    KCLOCK_OsTimer0 \
}
```

4.0.11.3.21 #define SCT_CLOCKS

Value:

```
{
    KCLOCK_Sct0 \
}
```


4.0.11.3.22 #define UTICK_CLOCKS

Value:

```
{
    \
    kCLOCK_Utick0 \
}
```

4.0.11.3.23 #define FLEXCOMM_CLOCKS

Value:

```
{
    \
    kCLOCK_FlexComm0, kCLOCK_FlexComm1, kCLOCK_FlexComm2, kCLOCK_FlexComm3, kCLOCK_FlexComm4,
    kCLOCK_FlexComm5, \
    kCLOCK_FlexComm6, kCLOCK_FlexComm7, kCLOCK_Hs_Lspi
}
```

4.0.11.3.24 #define LPUART_CLOCKS

Value:

```
{
    \
    kCLOCK_MinUart0, kCLOCK_MinUart1, kCLOCK_MinUart2, kCLOCK_MinUart3, kCLOCK_MinUart4,
    kCLOCK_MinUart5, \
    kCLOCK_MinUart6, kCLOCK_MinUart7
}
```

4.0.11.3.25 #define BI2C_CLOCKS

Value:

```
{
    \
    kCLOCK_BI2c0, kCLOCK_BI2c1, kCLOCK_BI2c2, kCLOCK_BI2c3, kCLOCK_BI2c4, kCLOCK_BI2c5, kCLOCK_BI2c6,
    kCLOCK_BI2c7 \
}
```

4.0.11.3.26 #define LPSPI_CLOCKS

Value:

```
{
    \
    kCLOCK_LSpi0, kCLOCK_LSpi1, kCLOCK_LSpi2, kCLOCK_LSpi3, kCLOCK_LSpi4, kCLOCK_LSpi5, kCLOCK_LSpi6,
    kCLOCK_LSpi7 \
}
```

4.0.11.3.27 #define FLEXI2S_CLOCKS

Value:

```
{
    kCLOCK_FlexI2s0, kCLOCK_FlexI2s1, kCLOCK_FlexI2s2, kCLOCK_FlexI2s3, kCLOCK_FlexI2s4,
    kCLOCK_FlexI2s5, \
    kCLOCK_FlexI2s6, kCLOCK_FlexI2s7
}
```

4.0.11.3.28 #define CTIMER_CLOCKS

Value:

```
{
    kCLOCK_Timer0, kCLOCK_Timer1, kCLOCK_Timer2, kCLOCK_Timer3, kCLOCK_Timer4 \
}
```

4.0.11.3.29 #define SDIO_CLOCKS

Value:

```
{
    kCLOCK_Sdio \
}
```

4.0.11.3.30 #define USB1CLK_CLOCKS

Value:

```
{
    kCLOCK_Usb1Clk \
}
```

4.0.11.3.31 #define FREQME_CLOCKS

Value:

```
{
    kCLOCK_Freqme \
}
```

4.0.11.3.32 #define USBRAM_CLOCKS

Value:

```
{  
    \kCLOCK_UsbRam1 \  
}
```

4.0.11.3.33 #define RNG_CLOCKS

Value:

```
{  
    \kCLOCK_Rng \  
}
```

4.0.11.3.34 #define USBHMR0_CLOCKS

Value:

```
{  
    \kCLOCK_Usbhmr0 \  
}
```

4.0.11.3.35 #define USBHSL0_CLOCKS

Value:

```
{  
    \kCLOCK_Usbhs10 \  
}
```

4.0.11.3.36 #define HASHCRYPT_CLOCKS

Value:

```
{  
    \kCLOCK_HashCrypt \  
}
```

4.0.11.3.37 #define POWERQUAD_CLOCKS

Value:

```
{  
    \kCLOCK_PowerQuad \  
}
```

4.0.11.3.38 #define PLULUT_CLOCKS

Value:

```
{  
    \kCLOCK_PluLut \  
}
```

4.0.11.3.39 #define PUF_CLOCKS

Value:

```
{  
    \kCLOCK_Puf \  
}
```

4.0.11.3.40 #define CASPER_CLOCKS

Value:

```
{  
    \kCLOCK_Casper \  
}
```

4.0.11.3.41 #define ANALOGCTRL_CLOCKS

Value:

```
{  
    \kCLOCK_AnalogCtrl \  
}
```

4.0.11.3.42 #define HS_LSPI_CLOCKS

Value:

```
{  
    kCLOCK_Hs_Lspi \  
}
```

4.0.11.3.43 #define GPIO_SEC_CLOCKS

Value:

```
{  
    kCLOCK_Gpio_Sec \  
}
```

4.0.11.3.44 #define GPIO_SEC_INT_CLOCKS

Value:

```
{  
    kCLOCK_Gpio_Sec_Int \  
}
```

4.0.11.3.45 #define USBD_CLOCKS

Value:

```
{  
    kCLOCK_Usbd0, kCLOCK_Usbh1, kCLOCK_Usbd1 \  
}
```

4.0.11.3.46 #define USBH_CLOCKS

Value:

```
{  
    kCLOCK_Usbh1 \  
}
```

4.0.11.3.47 `#define CLK_GATE_REG_OFFSET_SHIFT 8U`

4.0.11.3.48 `#define BUS_CLK kCLOCK_BusClk`

4.0.11.3.49 `#define CLK_ATTACH_ID(mux, sel, pos) (((uint32_t)(mux) << 0U) |
(((uint32_t)(sel) + 1U) & 0xFU) << 8U) << ((uint32_t)(pos)*12U))`

[4 bits for choice, 0 means invalid choice] [8 bits mux ID]*

4.0.11.3.50 `#define PLL_CONFIGFLAG_USEINRATE (1U << 0U)`

When the PLL_CONFIGFLAG_USEINRATE flag is selected, the 'InputRate' field in the configuration structure must be assigned with the expected PLL frequency. If the PLL_CONFIGFLAG_USEINRATE is not used, 'InputRate' is ignored in the configuration function and the driver will determine the PLL rate from the currently selected PLL source. This flag might be used to configure the PLL input clock more accurately when using the WDT oscillator or a more dynamic CLKIN source.

When the PLL_CONFIGFLAG_FORCENOFRACT flag is selected, the PLL hardware for the automatic bandwidth selection, Spread Spectrum (SS) support, and fractional M-divider are not used.

Flag to use InputRate in PLL configuration structure for setup

4.0.11.3.51 `#define PLL_SETUPFLAG_POWERUP (1U << 0U)`

Setup will power on the PLL after setup

4.0.11.4 Enumeration Type Documentation

4.0.11.4.1 `enum clock_ip_name_t`

4.0.11.4.2 `enum clock_name_t`

Enumerator

kCLOCK_CoreSysClk Core/system clock (aka MAIN_CLK)

kCLOCK_BusClk Bus clock (AHB clock)

kCLOCK_ClockOut CLOCKOUT.

kCLOCK_FroHf FRO48/96.

kCLOCK_Pll1Out PLL1 Output.

kCLOCK_Mclk MCLK.

kCLOCK_Fro12M FRO12M.

kCLOCK_ExtClk External Clock.

kCLOCK_Pll0Out PLL0 Output.

kCLOCK_FlexI2S FlexI2S clock.

4.0.11.4.3 enum ss_progmodfm_t

Enumerator

kSS_MF_512 Nss = 512 (fm ? 3.9 - 7.8 kHz)
kSS_MF_384 Nss = 384 (fm ? 5.2 - 10.4 kHz)
kSS_MF_256 Nss = 256 (fm ? 7.8 - 15.6 kHz)
kSS_MF_128 Nss = 128 (fm ? 15.6 - 31.3 kHz)
kSS_MF_64 Nss = 64 (fm ? 32.3 - 64.5 kHz)
kSS_MF_32 Nss = 32 (fm ? 62.5 - 125 kHz)
kSS_MF_24 Nss = 24 (fm ? 83.3 - 166.6 kHz)
kSS_MF_16 Nss = 16 (fm ? 125 - 250 kHz)

4.0.11.4.4 enum ss_progmoddp_t

Enumerator

kSS_MR_K0 k = 0 (no spread spectrum)
kSS_MR_K1 k = 1
kSS_MR_K1_5 k = 1.5
kSS_MR_K2 k = 2
kSS_MR_K3 k = 3
kSS_MR_K4 k = 4
kSS_MR_K6 k = 6
kSS_MR_K8 k = 8

4.0.11.4.5 enum ss_modwvctrl_t

Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum.

Enumerator

kSS_MC_NOC no compensation
kSS_MC_RECC recommended setting
kSS_MC_MAXC max. compensation

4.0.11.4.6 enum pll_error_t

Enumerator

kStatus_PLL_Success PLL operation was successful.
kStatus_PLL_OutputTooLow PLL output rate request was too low.
kStatus_PLL_OutputTooHigh PLL output rate request was too high.

kStatus_PLL_InputTooLow PLL input rate is too low.
kStatus_PLL_InputTooHigh PLL input rate is too high.
kStatus_PLL_OutsideIntLimit Requested output rate isn't possible.
kStatus_PLL_CCOTooLow Requested CCO rate isn't possible.
kStatus_PLL_CCOTooHigh Requested CCO rate isn't possible.

4.0.11.4.7 enum clock_usbfs_src_t

Enumerator

kCLOCK_UsbfsSrcFro Use FRO 96 MHz.
kCLOCK_UsbfsSrcPll0 Use PLL0 output.
kCLOCK_UsbfsSrcMainClock Use Main clock.
kCLOCK_UsbfsSrcPll1 Use PLL1 clock.
kCLOCK_UsbfsSrcNone this may be selected in order to reduce power when no output is needed.

4.0.11.4.8 enum clock_usbhs_src_t

Enumerator

kCLOCK_UsbSrcUnused Used when the function does not care the clock source.

4.0.11.4.9 enum clock_usb_phy_src_t

Enumerator

kCLOCK_UsbPhySrcExt Use external crystal.

4.0.11.5 Function Documentation

4.0.11.5.1 static void CLOCK_EnableClock (clock_ip_name_t clk) [inline], [static]

Parameters

<i>name</i>	: Clock to be enabled.
-------------	------------------------

Returns

Nothing

4.0.11.5.2 static void CLOCK_DisableClock (clock_ip_name_t clk) [inline], [static]

Parameters

<i>name</i>	: Clock to be Disabled.
-------------	-------------------------

Returns

Nothing

4.0.11.5.3 status_t CLOCK_SetupFROClocking (uint32_t iFreq)

Parameters

<i>iFreq</i>	: Desired frequency (must be one of #CLK_FRO_12MHZ or #CLK_FRO_48MHZ or #CLK_FRO_96MHZ)
--------------	---

Returns

returns success or fail status.

4.0.11.5.4 void CLOCK_SetFLASHAccessCyclesForFreq (uint32_t iFreq)

Parameters

<i>iFreq</i>	: Input frequency
--------------	-------------------

Returns

Nothing

4.0.11.5.5 status_t CLOCK_SetupExtClocking (uint32_t iFreq)

Parameters

<i>iFreq</i>	: Desired frequency (must be equal to exact rate in Hz)
--------------	---

Returns

returns success or fail status.

4.0.11.5.6 status_t CLOCK_SetupI2SMClkClocking (uint32_t iFreq)

Parameters

<i>iFreq</i>	: Desired frequency (must be equal to exact rate in Hz)
--------------	---

Returns

returns success or fail status.

4.0.11.5.7 **status_t** CLOCK_SetupPLUClkInClocking (uint32_t *iFreq*)

Parameters

<i>iFreq</i>	: Desired frequency (must be equal to exact rate in Hz)
--------------	---

Returns

returns success or fail status.

4.0.11.5.8 **void** CLOCK_AttachClk (clock_attach_id_t *connection*)

Parameters

<i>connection</i>	: Clock to be configured.
-------------------	---------------------------

Returns

Nothing

4.0.11.5.9 **clock_attach_id_t** CLOCK_GetClockAttachId (clock_attach_id_t *attachId*)

Parameters

<i>attachId</i>	: Clock attach id to get.
-----------------	---------------------------

Returns

Clock source value.

4.0.11.5.10 **void** CLOCK_SetClkDiv (clock_div_name_t *div_name*, uint32_t *divided_by_value*, bool *reset*)

Parameters

<i>div_name</i>	: Clock divider name
<i>divided_by_value,:</i>	Value to be divided
<i>reset</i>	: Whether to reset the divider counter.

Returns

Nothing

4.0.11.5.11 void CLOCK_SetRtc1khzClkDiv (uint32_t *divided_by_value*)

Parameters

<i>divided_by_value,:</i>	Value to be divided
---------------------------	---------------------

Returns

Nothing

4.0.11.5.12 void CLOCK_SetRtc1hzClkDiv (uint32_t *divided_by_value*)

Parameters

<i>divided_by_value,:</i>	Value to be divided
---------------------------	---------------------

Returns

Nothing

4.0.11.5.13 uint32_t CLOCK_SetFlexCommClock (uint32_t *id*, uint32_t *freq*)

Parameters

<i>id</i>	: flexcomm instance id freq : output frequency
-----------	--

Returns

0 : the frequency range is out of range. 1 : switch successfully.

4.0.11.5.14 uint32_t CLOCK_GetFlexCommInputClock (uint32_t *id*)

Parameters

<i>id</i>	: flexcomm instance id
-----------	------------------------

Returns

Frequency value

4.0.11.5.15 uint32_t CLOCK_GetFreq (clock_name_t *clockName*)

Returns

Frequency of selected clock

4.0.11.5.16 uint32_t CLOCK_GetFro12MFreq (void)

Returns

Frequency of FRO 12MHz

4.0.11.5.17 uint32_t CLOCK_GetFro1MFreq (void)

Returns

Frequency of FRO 1MHz

4.0.11.5.18 uint32_t CLOCK_GetClockOutClkFreq (void)

Returns

Frequency of ClockOut

4.0.11.5.19 uint32_t CLOCK_GetAdcClkFreq (void)

Returns

Frequency of Adc.

4.0.11.5.20 uint32_t CLOCK_GetUsb0ClkFreq (void)

Returns

Frequency of Usb0 Clock.

4.0.11.5.21 uint32_t CLOCK_GetUsb1ClkFreq (void)

Returns

Frequency of Usb1 Clock.

4.0.11.5.22 uint32_t CLOCK_GetMclkClkFreq (void)

Returns

Frequency of MClk Clock.

4.0.11.5.23 uint32_t CLOCK_GetSctClkFreq (void)

Returns

Frequency of SCTimer Clock.

4.0.11.5.24 uint32_t CLOCK_GetSdioClkFreq (void)

Returns

Frequency of SDIO Clock.

4.0.11.5.25 uint32_t CLOCK_GetExtClkFreq (void)

Returns

Frequency of External Clock. If no external clock is used returns 0.

4.0.11.5.26 uint32_t CLOCK_GetWdtClkFreq (void)

Returns

Frequency of Watchdog

4.0.11.5.27 uint32_t CLOCK_GetFroHfFreq (void)

Returns

Frequency of High-Freq output of FRO

4.0.11.5.28 uint32_t CLOCK_GetPll0OutFreq (void)

Returns

Frequency of PLL

4.0.11.5.29 uint32_t CLOCK_GetPll1OutFreq (void)

Returns

Frequency of PLL

4.0.11.5.30 uint32_t CLOCK_GetOsc32KFreq (void)

Returns

Frequency of 32kHz osc

4.0.11.5.31 uint32_t CLOCK_GetCoreSysClkFreq (void)

Returns

Frequency of Core System

4.0.11.5.32 uint32_t CLOCK_GetI2SMClkFreq (void)

Returns

Frequency of I2S MCLK Clock

4.0.11.5.33 uint32_t CLOCK_GetPLUClkInFreq (void)

Returns

Frequency of PLU CLKIN Clock

4.0.11.5.34 uint32_t CLOCK_GetFlexCommClkFreq (uint32_t *id*)

Returns

Frequency of FlexComm Clock

4.0.11.5.35 uint32_t CLOCK_GetHsLspiClkFreq (void)

Returns

Frequency of High speed SPI Clock

4.0.11.5.36 uint32_t CLOCK_GetCTimerClkFreq (uint32_t *id*)

Returns

Frequency of CTimer functional Clock

4.0.11.5.37 uint32_t CLOCK_GetSystickClkFreq (uint32_t *id*)

Returns

Frequency of Systick Clock

4.0.11.5.38 uint32_t CLOCK_GetPLL0InClockRate (void)

Returns

PLL0 input clock rate

4.0.11.5.39 uint32_t CLOCK_GetPLL1InClockRate (void)

Returns

PLL1 input clock rate

4.0.11.5.40 uint32_t CLOCK_GetPLL0OutClockRate (bool *recompute*)

Parameters

<i>recompute</i>	: Forces a PLL rate recomputation if true
------------------	---

Returns

PLL0 output clock rate

Note

The PLL rate is cached in the driver in a variable as the rate computation function can take some time to perform. It is recommended to use 'false' with the 'recompute' parameter.

4.0.11.5.41 **__STATIC_INLINE void CLOCK_SetBypassPLL0 (bool *bypass*)**

bypass : true to bypass PLL0 (PLL0 output = PLL0 input, false to disable bypass)

Returns

PLL0 output clock rate

4.0.11.5.42 **__STATIC_INLINE void CLOCK_SetBypassPLL1 (bool *bypass*)**

bypass : true to bypass PLL1 (PLL1 output = PLL1 input, false to disable bypass)

Returns

PLL1 output clock rate

4.0.11.5.43 **__STATIC_INLINE bool CLOCK_IsPLL0Locked (void)**

Returns

true if the PLL is locked, false if not locked

4.0.11.5.44 **__STATIC_INLINE bool CLOCK_IsPLL1Locked (void)**

Returns

true if the PLL1 is locked, false if not locked

4.0.11.5.45 **void CLOCK_SetStoredPLL0ClockRate (uint32_t *rate*)**

Parameters

<i>rate,:</i>	Current rate of the PLL0
---------------	--------------------------

Returns

Nothing

4.0.11.5.46 uint32_t CLOCK_GetPLL0OutFromSetup (pll_setup_t * *pSetup*)

Parameters

<i>pSetup</i>	: Pointer to a PLL setup structure
---------------	------------------------------------

Returns

System PLL output clock rate the setup structure will generate

4.0.11.5.47 pll_error_t CLOCK_SetupPLL0Data (pll_config_t * *pControl*, pll_setup_t * *pSetup*)

Parameters

<i>pControl</i>	: Pointer to populated PLL control structure to generate setup with
<i>pSetup</i>	: Pointer to PLL setup structure to be filled

Returns

PLL_ERROR_SUCCESS on success, or PLL setup error code

Note

Actual frequency for setup may vary from the desired frequency based on the accuracy of input clocks, rounding, non-fractional PLL mode, etc.

4.0.11.5.48 pll_error_t CLOCK_SetupPLL0Prec (pll_setup_t * *pSetup*, uint32_t *flagcfg*)

Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
<i>flagcfg</i>	: Flag configuration for PLL config structure

Returns

PLL_ERROR_SUCCESS on success, or PLL setup error code

Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

4.0.11.5.49 `pll_error_t CLOCK_SetPLL0Freq (const pll_setup_t * pSetup)`

Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
---------------	--

Returns

kStatus_PLL_Success on success, or PLL setup error code

Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

4.0.11.5.50 `pll_error_t CLOCK_SetPLL1Freq (const pll_setup_t * pSetup)`

Parameters

<i>pSetup</i>	: Pointer to populated PLL setup structure
---------------	--

Returns

kStatus_PLL_Success on success, or PLL setup error code

Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

4.0.11.5.51 void CLOCK_SetupPLL0Mult (uint32_t *multiply_by*, uint32_t *input_freq*)

Parameters

<i>multiply_by</i>	: multiplier
<i>input_freq</i>	: Clock input frequency of the PLL

Returns

Nothing

Note

Unlike the Chip_Clock_SetupSystemPLLPrec() function, this function does not disable or enable PLL power, wait for PLL lock, or adjust system voltages. These must be done in the application. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

4.0.11.5.52 static void CLOCK_DisableUsbDevicefs0Clock (clock_ip_name_t *clk*) [inline], [static]

Disable USB clock.

4.0.11.5.53 bool CLOCK_EnableUsbfs0DeviceClock (clock_usbfs_src_t *src*, uint32_t *freq*)

Parameters

<i>src</i>	: clock source
<i>freq,:</i>	clock frequency Enable USB Device Full Speed clock.

4.0.11.5.54 **bool CLOCK_EnableUsbfs0HostClock (clock_usbfs_src_t *src*, uint32_t *freq*)**

Parameters

<i>src</i>	: clock source
<i>freq,:</i>	clock frequency Enable USB HOST Full Speed clock.

4.0.11.5.55 **bool CLOCK_EnableUsbhs0PhyPllClock (clock_usb_phy_src_t *src*, uint32_t *freq*)**

Enable USB phy clock.

4.0.11.5.56 **bool CLOCK_EnableUsbhs0DeviceClock (clock_usbhs_src_t *src*, uint32_t *freq*)**

Enable USB Device High Speed clock.

4.0.11.5.57 **bool CLOCK_EnableUsbhs0HostClock (clock_usbhs_src_t *src*, uint32_t *freq*)**

Enable USB HOST High Speed clock.

4.0.12 Common Driver

4.0.12.1 Overview

The MCUXpresso SDK provides a driver for the common module of MCUXpresso SDK devices.

Macros

- #define [ADC_RSTS](#)
- #define [MAKE_STATUS](#)(group, code) (((group)*100) + (code)))
Construct a status code value from a group and code number.
- #define [MAKE_VERSION](#)(major, minor, bugfix) (((major) << 16) | ((minor) << 8) | (bugfix))
Construct the version number for drivers.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_NONE](#) 0U
No debug console.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_UART](#) 1U
Debug console based on UART.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_LPUART](#) 2U
Debug console based on LPUART.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_LPSCI](#) 3U
Debug console based on LPSCI.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_USBCDC](#) 4U
Debug console based on USBCDC.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM](#) 5U
Debug console based on FLEXCOMM.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_IUART](#) 6U
Debug console based on i.MX UART.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_VUSART](#) 7U
Debug console based on LPC_VUSART.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART](#) 8U
Debug console based on LPC_USART.
- #define [DEBUG_CONSOLE_DEVICE_TYPE_SWO](#) 9U
Debug console based on SWO.
- #define [ARRAY_SIZE](#)(x) (sizeof(x) / sizeof((x)[0]))
Computes the number of elements in an array.

Typedefs

- typedef int32_t [status_t](#)
Type used for all status and error return values.

Enumerations

- enum SYSCON_RSTn_t {
kROM_RST_SHIFT_RSTn = 0 | 1U,
kSRAM1_RST_SHIFT_RSTn = 0 | 3U,
kSRAM2_RST_SHIFT_RSTn = 0 | 4U,
kSRAM3_RST_SHIFT_RSTn = 0 | 5U,
kSRAM4_RST_SHIFT_RSTn = 0 | 6U,
kFLASH_RST_SHIFT_RSTn = 0 | 7U,
kFMC_RST_SHIFT_RSTn = 0 | 8U,
kSPIFI_RST_SHIFT_RSTn = 0 | 10U,
kMUX0_RST_SHIFT_RSTn = 0 | 11U,
kIOCON_RST_SHIFT_RSTn = 0 | 13U,
kGPIO0_RST_SHIFT_RSTn = 0 | 14U,
kGPIO1_RST_SHIFT_RSTn = 0 | 15U,
kGPIO2_RST_SHIFT_RSTn = 0 | 16U,
kGPIO3_RST_SHIFT_RSTn = 0 | 17U,
kPINT_RST_SHIFT_RSTn = 0 | 18U,
kGINT_RST_SHIFT_RSTn = 0 | 19U,
kDMA0_RST_SHIFT_RSTn = 0 | 20U,
kCRC_RST_SHIFT_RSTn = 0 | 21U,
kWWDT_RST_SHIFT_RSTn = 0 | 22U,
kRTC_RST_SHIFT_RSTn = 0 | 23U,
kMAILBOX_RST_SHIFT_RSTn = 0 | 26U,
kADC0_RST_SHIFT_RSTn = 0 | 27U,
kMRT_RST_SHIFT_RSTn = 65536 | 0U,
kOSTIMER0_RST_SHIFT_RSTn = 65536 | 1U,
kSCT0_RST_SHIFT_RSTn = 65536 | 2U,
kSCTIPU_RST_SHIFT_RSTn = 65536 | 6U,
kUTICK_RST_SHIFT_RSTn = 65536 | 10U,
kFC0_RST_SHIFT_RSTn = 65536 | 11U,
kFC1_RST_SHIFT_RSTn = 65536 | 12U,
kFC2_RST_SHIFT_RSTn = 65536 | 13U,
kFC3_RST_SHIFT_RSTn = 65536 | 14U,
kFC4_RST_SHIFT_RSTn = 65536 | 15U,
kFC5_RST_SHIFT_RSTn = 65536 | 16U,
kFC6_RST_SHIFT_RSTn = 65536 | 17U,
kFC7_RST_SHIFT_RSTn = 65536 | 18U,
kCTIMER2_RST_SHIFT_RSTn = 65536 | 22U,
kUSB0D_RST_SHIFT_RSTn = 65536 | 25U,
kCTIMER0_RST_SHIFT_RSTn = 65536 | 26U,
kCTIMER1_RST_SHIFT_RSTn = 65536 | 27U,
kPVT_RST_SHIFT_RSTn = 65536 | 28U,
kEZHA_RST_SHIFT_RSTn = 65536 | 30U,
kEZHB_RST_SHIFT_RSTn = 65536 | 31U,
kDMA1_RST_SHIFT_RSTn = 131072 | 1U,
kCMP_RST_SHIFT_RSTn = 131072 | 2U,
kSDIO_RST_SHIFT_RSTn = 131072 | 3U,
kUSB1H_RST_SHIFT_RSTn = 131072 | 4U,
kUSB1D_RST_SHIFT_RSTn = 131072 | 5U

`kGPIOSECINT_RST_SHIFT_RSTn = 131072 | 30U }`

Enumeration for peripheral reset control bits.

- `enum _status_groups {`

```

kStatusGroup_Generic = 0,
kStatusGroup_FLASH = 1,
kStatusGroup_LPSPI = 4,
kStatusGroup_FLEXIO_SPI = 5,
kStatusGroup_DSPI = 6,
kStatusGroup_FLEXIO_UART = 7,
kStatusGroup_FLEXIO_I2C = 8,
kStatusGroup_LPI2C = 9,
kStatusGroup_UART = 10,
kStatusGroup_I2C = 11,
kStatusGroup_LPSCI = 12,
kStatusGroup_LPUART = 13,
kStatusGroup_SPI = 14,
kStatusGroup_XRDC = 15,
kStatusGroup_SEMA42 = 16,
kStatusGroup_SDHC = 17,
kStatusGroup_SDMMC = 18,
kStatusGroup_SAI = 19,
kStatusGroup_MCG = 20,
kStatusGroup_SCG = 21,
kStatusGroup_SDSPI = 22,
kStatusGroup_FLEXIO_I2S = 23,
kStatusGroup_FLEXIO_MCULCD = 24,
kStatusGroup_FLASHIAP = 25,
kStatusGroup_FLEXCOMM_I2C = 26,
kStatusGroup_I2S = 27,
kStatusGroup_IUART = 28,
kStatusGroup_CSI = 29,
kStatusGroup_MIPI_DSI = 30,
kStatusGroup_SDRAMC = 35,
kStatusGroup_POWER = 39,
kStatusGroup_ENET = 40,
kStatusGroup_PHY = 41,
kStatusGroup_TRGMUX = 42,
kStatusGroup_SMARTCARD = 43,
kStatusGroup_LMEM = 44,
kStatusGroup_QSPI = 45,
kStatusGroup_DMA = 50,
kStatusGroup_EDMA = 51,
kStatusGroup_DMAMGR = 52,
kStatusGroup_FLEXCAN = 53,
kStatusGroup_LTC = 54,
kStatusGroup_FLEXIO_CAMERA = 55,
kStatusGroup_LPC_SPI = 56,
kStatusGroup_LPC_USART = 57,
kStatusGroup_DMIC = 58,
kStatusGroup_SDIF = 59,
kStatusGroup_SPIFI = 60,
kStatusGroup_OTP = 61,

```



```
kStatusGroup_OTFAD = 150 }
```

Status group numbers.

- enum

Generic status return codes.

Functions

- void **RESET_SetPeripheralReset** (reset_ip_name_t peripheral)
Assert reset to peripheral.
- void **RESET_ClearPeripheralReset** (reset_ip_name_t peripheral)
Clear reset to peripheral.
- void **RESET_PeripheralReset** (reset_ip_name_t peripheral)
Reset peripheral module.
- static status_t **EnableIRQ** (IRQn_Type interrupt)
Enable specific interrupt.
- static status_t **DisableIRQ** (IRQn_Type interrupt)
Disable specific interrupt.
- static uint32_t **DisableGlobalIRQ** (void)
Disable the global IRQ.
- static void **EnableGlobalIRQ** (uint32_t primask)
Enable the global IRQ.
- void **EnableDeepSleepIRQ** (IRQn_Type interrupt)
Enable specific interrupt for wake-up from deep-sleep mode.
- void **DisableDeepSleepIRQ** (IRQn_Type interrupt)
Disable specific interrupt for wake-up from deep-sleep mode.
- void * **SDK_Malloc** (size_t size, size_t alignbytes)
Allocate memory with given alignment and aligned size.
- void **SDK_Free** (void *ptr)
Free memory.
- void **SDK_DelayAtLeastUs** (uint32_t delay_us, uint32_t coreClock_Hz)
Delay at least for some time.

Driver version

- #define **FSL_RESET_DRIVER_VERSION** (MAKE_VERSION(2, 0, 2))
reset driver version 2.0.2.

Driver version

- #define **FSL_COMMON_DRIVER_VERSION** (MAKE_VERSION(2, 2, 2))
common driver version 2.2.2.

Min/max macros

- #define **MIN**(a, b) (((a) < (b)) ? (a) : (b))
- #define **MAX**(a, b) (((a) > (b)) ? (a) : (b))

UINT16_MAX/UINT32_MAX value

- #define **UINT16_MAX** ((uint16_t)-1)
- #define **UINT32_MAX** ((uint32_t)-1)

Timer utilities

- #define **USEC_TO_COUNT**(us, clockFreqInHz) (uint64_t)((uint64_t)(us) * (clockFreqInHz)) / 1000000U)
Macro to convert a microsecond period to raw count value.
- #define **COUNT_TO_USEC**(count, clockFreqInHz) (uint64_t)((uint64_t)count * 1000000U / clockFreqInHz)
Macro to convert a raw count value to microsecond.
- #define **MSEC_TO_COUNT**(ms, clockFreqInHz) (uint64_t)((uint64_t)ms * clockFreqInHz / 1000U)
Macro to convert a millisecond period to raw count value.
- #define **COUNT_TO_MSEC**(count, clockFreqInHz) (uint64_t)((uint64_t)count * 1000U / clockFreqInHz)
Macro to convert a raw count value to millisecond.

Alignment variable definition macros

- #define **SDK_ALIGN**(var, alignbytes) var
- #define **SDK_SIZEALIGN**(var, alignbytes) ((unsigned int)((var) + ((alignbytes)-1U)) & (unsigned int)(~(unsigned int)((alignbytes)-1U)))
Macro to change a value to a given size aligned value.

Non-cacheable region definition macros

- #define **AT_NONCACHEABLE_SECTION**(var) var
- #define **AT_NONCACHEABLE_SECTION_ALIGN**(var, alignbytes) var
- #define **AT_NONCACHEABLE_SECTION_INIT**(var) var
- #define **AT_NONCACHEABLE_SECTION_ALIGN_INIT**(var, alignbytes) var

Suppress fallthrough warning macro

- #define **SUPPRESS_FALL_THROUGH_WARNING**()

4.0.12.2 Macro Definition Documentation

4.0.12.2.1 #define **FSL_RESET_DRIVER_VERSION** (MAKE_VERSION(2, 0, 2))

4.0.12.2.2 #define **ADC_RSTS**

Value:

```
{
    \
    kADC0_RST_SHIFT_RSTn \
} /* Reset bits for ADC peripheral */
```

Array initializers with peripheral reset bits

4.0.12.2.3 #define MAKE_STATUS(*group*, *code*) (((group)*100) + (code))

4.0.12.2.4 #define MAKE_VERSION(*major*, *minor*, *bugfix*) (((major) << 16) | ((minor) << 8) | (bugfix))

4.0.12.2.5 #define FSL_COMMON_DRIVER_VERSION (MAKE_VERSION(2, 2, 2))

4.0.12.2.6 #define DEBUG_CONSOLE_DEVICE_TYPE_NONE 0U

4.0.12.2.7 #define DEBUG_CONSOLE_DEVICE_TYPE_UART 1U

4.0.12.2.8 #define DEBUG_CONSOLE_DEVICE_TYPE_LPUART 2U

4.0.12.2.9 #define DEBUG_CONSOLE_DEVICE_TYPE_LPSCI 3U

4.0.12.2.10 #define DEBUG_CONSOLE_DEVICE_TYPE_USBCDC 4U

4.0.12.2.11 #define DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM 5U

4.0.12.2.12 #define DEBUG_CONSOLE_DEVICE_TYPE_IUART 6U

4.0.12.2.13 #define DEBUG_CONSOLE_DEVICE_TYPE_VUSART 7U

4.0.12.2.14 #define DEBUG_CONSOLE_DEVICE_TYPE_MINI_USART 8U

4.0.12.2.15 #define DEBUG_CONSOLE_DEVICE_TYPE_SWO 9U

4.0.12.2.16 #define ARRAY_SIZE(*x*) (sizeof(x) / sizeof((x)[0]))

4.0.12.3 Typedef Documentation

4.0.12.3.1 typedef int32_t status_t

4.0.12.4 Enumeration Type Documentation

4.0.12.4.1 enum SYSCON_RSTn_t

Defines the enumeration for peripheral reset control bits in PRESETCTRL/ASYNCPRESETCTRL registers

Enumerator

kROM_RST_SHIFT_RSTn ROM reset control
kSRAM1_RST_SHIFT_RSTn SRAM1 reset control
kSRAM2_RST_SHIFT_RSTn SRAM2 reset control
kSRAM3_RST_SHIFT_RSTn SRAM3 reset control
kSRAM4_RST_SHIFT_RSTn SRAM4 reset control
kFLASH_RST_SHIFT_RSTn Flash controller reset control
kFMC_RST_SHIFT_RSTn Flash accelerator reset control
kSPIFI_RST_SHIFT_RSTn SPIFI reset control
kMUX0_RST_SHIFT_RSTn Input mux0 reset control
kIOCON_RST_SHIFT_RSTn IOCON reset control
kGPIO0_RST_SHIFT_RSTn GPIO0 reset control
kGPIO1_RST_SHIFT_RSTn GPIO1 reset control
kGPIO2_RST_SHIFT_RSTn GPIO2 reset control
kGPIO3_RST_SHIFT_RSTn GPIO3 reset control
kPINT_RST_SHIFT_RSTn Pin interrupt (PINT) reset control
kGINT_RST_SHIFT_RSTn Grouped interrupt (PINT) reset control.
kDMA0_RST_SHIFT_RSTn DMA reset control
kCRC_RST_SHIFT_RSTn CRC reset control
kWWDT_RST_SHIFT_RSTn Watchdog timer reset control
kRTC_RST_SHIFT_RSTn RTC reset control
kMAILBOX_RST_SHIFT_RSTn Mailbox reset control
kADC0_RST_SHIFT_RSTn ADC0 reset control
kMRT_RST_SHIFT_RSTn Multi-rate timer (MRT) reset control
kOSTIMER0_RST_SHIFT_RSTn OSTimer0 reset control
kSCT0_RST_SHIFT_RSTn SCTimer/PWM 0 (SCT0) reset control
kSCTIPU_RST_SHIFT_RSTn SCTIPU reset control
kUTICK_RST_SHIFT_RSTn Micro-tick timer reset control
kFC0_RST_SHIFT_RSTn Flexcomm Interface 0 reset control
kFC1_RST_SHIFT_RSTn Flexcomm Interface 1 reset control
kFC2_RST_SHIFT_RSTn Flexcomm Interface 2 reset control
kFC3_RST_SHIFT_RSTn Flexcomm Interface 3 reset control
kFC4_RST_SHIFT_RSTn Flexcomm Interface 4 reset control
kFC5_RST_SHIFT_RSTn Flexcomm Interface 5 reset control
kFC6_RST_SHIFT_RSTn Flexcomm Interface 6 reset control
kFC7_RST_SHIFT_RSTn Flexcomm Interface 7 reset control
kCTIMER2_RST_SHIFT_RSTn CTimer 2 reset control
kUSB0D_RST_SHIFT_RSTn USB0 Device reset control
kCTIMER0_RST_SHIFT_RSTn CTimer 0 reset control
kCTIMER1_RST_SHIFT_RSTn CTimer 1 reset control
kPVT_RST_SHIFT_RSTn PVT reset control
kEZHA_RST_SHIFT_RSTn EZHA reset control
kEZHB_RST_SHIFT_RSTn EZHB reset control
kDMA1_RST_SHIFT_RSTn DMA1 reset control

kCMP_RST_SHIFT_RSTn CMP reset control
kSDIO_RST_SHIFT_RSTn SDIO reset control
kUSB1H_RST_SHIFT_RSTn USBHS Host reset control
kUSB1D_RST_SHIFT_RSTn USBHS Device reset control
kUSB1RAM_RST_SHIFT_RSTn USB RAM reset control
kUSB1_RST_SHIFT_RSTn USBHS reset control
kFREQME_RST_SHIFT_RSTn FREQME reset control
kGPIO4_RST_SHIFT_RSTn GPIO4 reset control
kGPIO5_RST_SHIFT_RSTn GPIO5 reset control
kAES_RST_SHIFT_RSTn AES reset control
kOTP_RST_SHIFT_RSTn OTP reset control
kRNG_RST_SHIFT_RSTn RNG reset control
kMUX1_RST_SHIFT_RSTn Input mux1 reset control
kUSB0HMR_RST_SHIFT_RSTn USB0HMR reset control
kUSB0HSL_RST_SHIFT_RSTn USB0HSL reset control
kHASHCRYPT_RST_SHIFT_RSTn HASHCRYPT reset control
kPOWERQUAD_RST_SHIFT_RSTn PowerQuad reset control
kPLULUT_RST_SHIFT_RSTn PLU LUT reset control
kCTIMER3_RST_SHIFT_RSTn CTimer 3 reset control
kCTIMER4_RST_SHIFT_RSTn CTimer 4 reset control
kPUF_RST_SHIFT_RSTn PUF reset control
kCASPER_RST_SHIFT_RSTn CASPER reset control
kCAP0_RST_SHIFT_RSTn CASPER reset control
kOSTIMER1_RST_SHIFT_RSTn OSTIMER1 reset control
kANALOGCTL_RST_SHIFT_RSTn ANALOG_CTL reset control
kHLSPI_RST_SHIFT_RSTn HS LSPI reset control
kGPIOSEC_RST_SHIFT_RSTn GPIO Secure reset control
kGPIOSECINT_RST_SHIFT_RSTn GPIO Secure int reset control

4.0.12.4.2 enum_status_groups

Enumerator

kStatusGroup_Generic Group number for generic status codes.
kStatusGroup_FLASH Group number for FLASH status codes.
kStatusGroup_LPSPI Group number for LPSPI status codes.
kStatusGroup_FLEXIO_SPI Group number for FLEXIO SPI status codes.
kStatusGroup_DSPI Group number for DSPI status codes.
kStatusGroup_FLEXIO_UART Group number for FLEXIO UART status codes.
kStatusGroup_FLEXIO_I2C Group number for FLEXIO I2C status codes.
kStatusGroup_LPI2C Group number for LPI2C status codes.
kStatusGroup_UART Group number for UART status codes.
kStatusGroup_I2C Group number for UART status codes.
kStatusGroup_LPSCI Group number for LPSCI status codes.

kStatusGroup_LPUART Group number for LPUART status codes.
kStatusGroup_SPI Group number for SPI status code.
kStatusGroup_XRDC Group number for XRDC status code.
kStatusGroup_SEMA42 Group number for SEMA42 status code.
kStatusGroup_SDHC Group number for SDHC status code.
kStatusGroup_SDMMC Group number for SDMMC status code.
kStatusGroup_SAI Group number for SAI status code.
kStatusGroup_MCG Group number for MCG status codes.
kStatusGroup_SCG Group number for SCG status codes.
kStatusGroup_SDSPI Group number for SDSPI status codes.
kStatusGroup_FLEXIO_I2S Group number for FLEXIO I2S status codes.
kStatusGroup_FLEXIO_MCULCD Group number for FLEXIO LCD status codes.
kStatusGroup_FLASHIAP Group number for FLASHIAP status codes.
kStatusGroup_FLEXCOMM_I2C Group number for FLEXCOMM I2C status codes.
kStatusGroup_I2S Group number for I2S status codes.
kStatusGroup_IUART Group number for IUART status codes.
kStatusGroup_CSI Group number for CSI status codes.
kStatusGroup_MIPI_DSI Group number for MIPI DSI status codes.
kStatusGroup_SDRAMC Group number for SDRAMC status codes.
kStatusGroup_POWER Group number for POWER status codes.
kStatusGroup_ENET Group number for ENET status codes.
kStatusGroup_PHY Group number for PHY status codes.
kStatusGroup_TRGMUX Group number for TRGMUX status codes.
kStatusGroup_SMARTCARD Group number for SMARTCARD status codes.
kStatusGroup_LMEM Group number for LMEM status codes.
kStatusGroup_QSPI Group number for QSPI status codes.
kStatusGroup_DMA Group number for DMA status codes.
kStatusGroup_EDMA Group number for EDMA status codes.
kStatusGroup_DMAMGR Group number for DMAMGR status codes.
kStatusGroup_FLEXCAN Group number for FlexCAN status codes.
kStatusGroup_LTC Group number for LTC status codes.
kStatusGroup_FLEXIO_CAMERA Group number for FLEXIO CAMERA status codes.
kStatusGroup_LPC_SPI Group number for LPC_SPI status codes.
kStatusGroup_LPC_USART Group number for LPC_USART status codes.
kStatusGroup_DMIC Group number for DMIC status codes.
kStatusGroup_SDIF Group number for SDIF status codes.
kStatusGroup_SPIFI Group number for SPIFI status codes.
kStatusGroup_OTP Group number for OTP status codes.
kStatusGroup_MCAN Group number for MCAN status codes.
kStatusGroup_CAAM Group number for CAAM status codes.
kStatusGroup_ECSPI Group number for ECSPI status codes.
kStatusGroup_USDHC Group number for USDHC status codes.
kStatusGroup_LPC_I2C Group number for LPC_I2C status codes.
kStatusGroup_DCP Group number for DCP status codes.
kStatusGroup_MSCAN Group number for MSCAN status codes.

kStatusGroup_ESAI Group number for ESAI status codes.
kStatusGroup_FLEXSPI Group number for FLEXSPI status codes.
kStatusGroup_MMDC Group number for MMDC status codes.
kStatusGroup_PDM Group number for MIC status codes.
kStatusGroup_SDMA Group number for SDMA status codes.
kStatusGroup_ICS Group number for ICS status codes.
kStatusGroup_SPDIF Group number for SPDIF status codes.
kStatusGroup_LPC_MINISPI Group number for LPC_MINISPI status codes.
kStatusGroup_HASHCRYPT Group number for Hashcrypt status codes.
kStatusGroup_LPC_SPI_SSP Group number for LPC_SPI_SSP status codes.
kStatusGroup_I3C Group number for I3C status codes.
kStatusGroup_LPC_I2C_1 Group number for LPC_I2C_1 status codes.
kStatusGroup_NOTIFIER Group number for NOTIFIER status codes.
kStatusGroup_DebugConsole Group number for debug console status codes.
kStatusGroup_SEMC Group number for SEMC status codes.
kStatusGroup_ApplicationRangeStart Starting number for application groups.
kStatusGroup_IAP Group number for IAP status codes.
kStatusGroup_HAL_GPIO Group number for HAL GPIO status codes.
kStatusGroup_HAL_UART Group number for HAL UART status codes.
kStatusGroup_HAL_TIMER Group number for HAL TIMER status codes.
kStatusGroup_HAL_SPI Group number for HAL SPI status codes.
kStatusGroup_HAL_I2C Group number for HAL I2C status codes.
kStatusGroup_HAL_FLASH Group number for HAL FLASH status codes.
kStatusGroup_HAL_PWM Group number for HAL PWM status codes.
kStatusGroup_HAL_RNG Group number for HAL RNG status codes.
kStatusGroup_TIMERMANAGER Group number for TiMER MANAGER status codes.
kStatusGroup_SERIALMANAGER Group number for SERIAL MANAGER status codes.
kStatusGroup_LED Group number for LED status codes.
kStatusGroup_BUTTON Group number for BUTTON status codes.
kStatusGroup_EXTERN_EEPROM Group number for EXTERN EEPROM status codes.
kStatusGroup_SHELL Group number for SHELL status codes.
kStatusGroup_MEM_MANAGER Group number for MEM MANAGER status codes.
kStatusGroup_LIST Group number for List status codes.
kStatusGroup_OSA Group number for OSA status codes.
kStatusGroup_COMMON_TASK Group number for Common task status codes.
kStatusGroup_MSG Group number for messaging status codes.
kStatusGroup_SDK_OCOTP Group number for OCOTP status codes.
kStatusGroup_SDK_FLEXSPINOR Group number for FLEXSPINOR status codes.
kStatusGroup_CODEC Group number for codec status codes.
kStatusGroup_ASRC Group number for codec status ASRC.
kStatusGroup_OTFAD Group number for codec status codes.



4.0.12.4.3 anonymous enum

4.0.12.5 Function Documentation

4.0.12.5.1 void RESET_SetPeripheralReset (reset_ip_name_t *peripheral*)

Asserts reset signal to specified peripheral module.

Parameters

<i>peripheral</i>	Assert reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	--

4.0.12.5.2 void RESET_ClearPeripheralReset (reset_ip_name_t *peripheral*)

Clears reset signal to specified peripheral module, allows it to operate.

Parameters

<i>peripheral</i>	Clear reset to this peripheral. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	---

4.0.12.5.3 void RESET_PeripheralReset (reset_ip_name_t *peripheral*)

Reset peripheral module.

Parameters

<i>peripheral</i>	Peripheral to reset. The enum argument contains encoding of reset register and reset bit position in the reset register.
-------------------	--

4.0.12.5.4 static status_t EnableIRQ (IRQn_Type *interrupt*) [inline], [static]

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

Return values

<i>kStatus_Success</i>	Interrupt enabled successfully
<i>kStatus_Fail</i>	Failed to enable the interrupt

4.0.12.5.5 static status_t DisableIRQ (IRQn_Type *interrupt*) [inline], [static]

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS.

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

Return values

<i>kStatus_Success</i>	Interrupt disabled successfully
<i>kStatus_Fail</i>	Failed to disable the interrupt

4.0.12.5.6 static uint32_t DisableGlobalIRQ (void) [inline], [static]

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the [EnableGlobalIRQ\(\)](#).

Returns

Current primask value.

4.0.12.5.7 static void EnableGlobalIRQ (uint32_t *primask*) [inline], [static]

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the [EnableGlobalIRQ\(\)](#) and [DisableGlobalIRQ\(\)](#) in pair.

Parameters

<i>primask</i>	value of primask register to be restored. The primask value is supposed to be provided by the DisableGlobalIRQ() .
----------------	--

4.0.12.5.8 void EnableDeepSleepIRQ (IRQn_Type *interrupt*)

Enable the interrupt for wake-up from deep sleep mode. Some interrupts are typically used in sleep mode only and will not occur during deep-sleep mode because relevant clocks are stopped. However, it is possible to enable those clocks (significantly increasing power consumption in the reduced power mode), making these wake-ups possible.

Note

This function also enables the interrupt in the NVIC ([EnableIRQ\(\)](#) is called internally).

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

4.0.12.5.9 void DisableDeepSleepIRQ (IRQn_Type *interrupt*)

Disable the interrupt for wake-up from deep sleep mode. Some interrupts are typically used in sleep mode only and will not occur during deep-sleep mode because relevant clocks are stopped. However, it is possible to enable those clocks (significantly increasing power consumption in the reduced power mode), making these wake-ups possible.

Note

This function also disables the interrupt in the NVIC ([DisableIRQ\(\)](#) is called internally).

Parameters

<i>interrupt</i>	The IRQ number.
------------------	-----------------

4.0.12.5.10 void* SDK_Malloc (size_t *size*, size_t *alignbytes*)

This is provided to support the dynamically allocated memory used in cache-able region.

Parameters

<i>size</i>	The length required to malloc.
<i>alignbytes</i>	The alignment size.

Return values

<i>The</i>	allocated memory.
------------	-------------------

4.0.12.5.11 void SDK_Free (void * *ptr*)

Parameters

<i>ptr</i>	The memory to be release.
------------	---------------------------

4.0.12.5.12 void SDK_DelayAtLeastUs (uint32_t *delay_us*, uint32_t *coreClock_Hz*)

Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

Parameters

<i>delay_us</i>	Delay time in unit of microsecond.
<i>coreClock_Hz</i>	Core clock frequency with Hz.

4.0.13 CTIMER: Standard counter/timers

4.0.13.1 Overview

The MCUXpresso SDK provides a driver for the cTimer module of MCUXpresso SDK devices.

4.0.13.2 Function groups

The cTimer driver supports the generation of PWM signals, input capture, and setting up the timer match conditions.

4.0.13.2.1 Initialization and deinitialization

The function [CTIMER_Init\(\)](#) initializes the cTimer with specified configurations. The function [CTIMER_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the counter/timer mode and input selection when running in counter mode.

The function [CTIMER_Deinit\(\)](#) stops the timer and turns off the module clock.

4.0.13.2.2 PWM Operations

The function [CTIMER_SetupPwm\(\)](#) sets up channels for PWM output. Each channel has its own duty cycle, however the same PWM period is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 0 and 100 0=inactive signal(0% duty cycle) and 100=always active signal (100% duty cycle).

The function [CTIMER_UpdatePwmDutycycle\(\)](#) updates the PWM signal duty cycle of a particular channel.

4.0.13.2.3 Match Operation

The function [CTIMER_SetupMatch\(\)](#) sets up channels for match operation. Each channel is configured with a match value: if the counter should stop on match, if counter should reset on match, and output pin action. The output signal can be cleared, set, or toggled on match.

4.0.13.2.4 Input capture operations

The function [CTIMER_SetupCapture\(\)](#) sets up an channel for input capture. The user can specify the capture edge and if a interrupt should be generated when processing the input signal.

4.0.13.3 Typical use case

4.0.13.3.1 Match example

Set up a match channel to toggle output when a match occurs. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ctimer

4.0.13.3.2 PWM output example

Set up a channel for PWM output. Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/ctimer

Files

- file [fsl_ctimer.h](#)

Data Structures

- struct [ctimer_match_config_t](#)
Match configuration. [More...](#)
- struct [ctimer_config_t](#)
Timer configuration structure. [More...](#)

Enumerations

- enum [ctimer_capture_channel_t](#) {
 [kCTIMER_Capture_0](#) = 0U,
 [kCTIMER_Capture_1](#),
 [kCTIMER_Capture_2](#) }
List of Timer capture channels.
- enum [ctimer_capture_edge_t](#) {
 [kCTIMER_Capture_RiseEdge](#) = 1U,
 [kCTIMER_Capture_FallEdge](#) = 2U,
 [kCTIMER_Capture_BothEdge](#) = 3U }
List of capture edge options.
- enum [ctimer_match_t](#) {
 [kCTIMER_Match_0](#) = 0U,
 [kCTIMER_Match_1](#),
 [kCTIMER_Match_2](#),
 [kCTIMER_Match_3](#) }
List of Timer match registers.
- enum [ctimer_match_output_control_t](#) {
 [kCTIMER_Output_NoAction](#) = 0U,
 [kCTIMER_Output_Clear](#),
 [kCTIMER_Output_Set](#),

`kCTIMER_Output_Toggle` }

List of output control options.

- enum `ctimer_timer_mode_t`

List of Timer modes.

- enum `ctimer_interrupt_enable_t` {
`kCTIMER_Match0InterruptEnable` = `CTIMER_MCR_MR0I_MASK`,
`kCTIMER_Match1InterruptEnable` = `CTIMER_MCR_MR1I_MASK`,
`kCTIMER_Match2InterruptEnable` = `CTIMER_MCR_MR2I_MASK`,
`kCTIMER_Match3InterruptEnable` = `CTIMER_MCR_MR3I_MASK`,
`kCTIMER_Capture0InterruptEnable` = `CTIMER_CCR_CAP0I_MASK`,
`kCTIMER_Capture1InterruptEnable` = `CTIMER_CCR_CAP1I_MASK`,
`kCTIMER_Capture2InterruptEnable` = `CTIMER_CCR_CAP2I_MASK` }

List of Timer interrupts.

- enum `ctimer_status_flags_t` {
`kCTIMER_Match0Flag` = `CTIMER_IR_MR0INT_MASK`,
`kCTIMER_Match1Flag` = `CTIMER_IR_MR1INT_MASK`,
`kCTIMER_Match2Flag` = `CTIMER_IR_MR2INT_MASK`,
`kCTIMER_Match3Flag` = `CTIMER_IR_MR3INT_MASK`,
`kCTIMER_Capture0Flag` = `CTIMER_IR_CR0INT_MASK`,
`kCTIMER_Capture1Flag` = `CTIMER_IR_CR1INT_MASK`,
`kCTIMER_Capture2Flag` = `CTIMER_IR_CR2INT_MASK` }

List of Timer flags.

- enum `ctimer_callback_type_t` {
`kCTIMER_SingleCallback`,
`kCTIMER_MultipleCallback` }

Callback type when registering for a callback.

Functions

- void `CTIMER_SetupMatch` (`CTIMER_Type` *base, `ctimer_match_t` matchChannel, const `ctimer_match_config_t` *config)
Setup the match register.
- void `CTIMER_SetupCapture` (`CTIMER_Type` *base, `ctimer_capture_channel_t` capture, `ctimer_capture_edge_t` edge, bool enableInt)
Setup the capture.
- static uint32_t `CTIMER_GetTimerCountValue` (`CTIMER_Type` *base)
Get the timer count value from TC register.
- void `CTIMER_RegisterCallBack` (`CTIMER_Type` *base, `ctimer_callback_t` *cb_func, `ctimer_callback_type_t` cb_type)
Register callback.
- static void `CTIMER_Reset` (`CTIMER_Type` *base)
Reset the counter.

Driver version

- #define `FSL_CTIMER_DRIVER_VERSION` (`MAKE_VERSION`(2, 0, 3))
Version 2.0.3.

Initialization and deinitialization

- void **CTIMER_Init** (CTIMER_Type *base, const **ctimer_config_t** *config)
Ungates the clock and configures the peripheral for basic operation.
- void **CTIMER_Deinit** (CTIMER_Type *base)
Gates the timer clock.
- void **CTIMER_GetDefaultConfig** (**ctimer_config_t** *config)
Fills in the timers configuration structure with the default settings.

PWM setup operations

- **status_t CTIMER_SetupPwmPeriod** (CTIMER_Type *base, **ctimer_match_t** matchChannel, uint32_t pwmPeriod, uint32_t pulsePeriod, bool enableInt)
Configures the PWM signal parameters.
- **status_t CTIMER_SetupPwm** (CTIMER_Type *base, **ctimer_match_t** matchChannel, uint8_t dutyCyclePercent, uint32_t pwmFreq_Hz, uint32_t srcClock_Hz, bool enableInt)
Configures the PWM signal parameters.
- static void **CTIMER_UpdatePwmPulsePeriod** (CTIMER_Type *base, **ctimer_match_t** matchChannel, uint32_t pulsePeriod)
Updates the pulse period of an active PWM signal.
- void **CTIMER_UpdatePwmDutycycle** (CTIMER_Type *base, **ctimer_match_t** matchChannel, uint8_t dutyCyclePercent)
Updates the duty cycle of an active PWM signal.

Interrupt Interface

- static void **CTIMER_EnableInterrupts** (CTIMER_Type *base, uint32_t mask)
Enables the selected Timer interrupts.
- static void **CTIMER_DisableInterrupts** (CTIMER_Type *base, uint32_t mask)
Disables the selected Timer interrupts.
- static uint32_t **CTIMER_GetEnabledInterrupts** (CTIMER_Type *base)
Gets the enabled Timer interrupts.

Status Interface

- static uint32_t **CTIMER_GetStatusFlags** (CTIMER_Type *base)
Gets the Timer status flags.
- static void **CTIMER_ClearStatusFlags** (CTIMER_Type *base, uint32_t mask)
Clears the Timer status flags.

Counter Start and Stop

- static void **CTIMER_StartTimer** (CTIMER_Type *base)
Starts the Timer counter.
- static void **CTIMER_StopTimer** (CTIMER_Type *base)
Stops the Timer counter.

4.0.13.4 Data Structure Documentation

4.0.13.4.1 struct `ctimer_match_config_t`

This structure holds the configuration settings for each match register.

Data Fields

- `uint32_t matchValue`
This is stored in the match register.
- `bool enableCounterReset`
true: Match will reset the counter false: Match will not reset the counter
- `bool enableCounterStop`
true: Match will stop the counter false: Match will not stop the counter
- `ctimer_match_output_control_t outControl`
Action to be taken on a match on the EM bit/output.
- `bool outPinInitState`
Initial value of the EM bit/output.
- `bool enableInterrupt`
true: Generate interrupt upon match false: Do not generate interrupt on match

4.0.13.4.2 struct `ctimer_config_t`

This structure holds the configuration settings for the Timer peripheral. To initialize this structure to reasonable defaults, call the `CTIMER_GetDefaultConfig()` function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

Data Fields

- `ctimer_timer_mode_t mode`
Timer mode.
- `ctimer_capture_channel_t input`
Input channel to increment the timer; used only in timer modes that rely on this input signal to increment TC.
- `uint32_t prescale`
Prescale value.

4.0.13.5 Enumeration Type Documentation

4.0.13.5.1 enum `ctimer_capture_channel_t`

Enumerator

- `kCTIMER_Capture_0` Timer capture channel 0.
- `kCTIMER_Capture_1` Timer capture channel 1.

kCTIMER_Capture_2 Timer capture channel 2.

4.0.13.5.2 enum ctimer_capture_edge_t

Enumerator

kCTIMER_Capture_RiseEdge Capture on rising edge.

kCTIMER_Capture_FallEdge Capture on falling edge.

kCTIMER_Capture_BothEdge Capture on rising and falling edge.

4.0.13.5.3 enum ctimer_match_t

Enumerator

kCTIMER_Match_0 Timer match register 0.

kCTIMER_Match_1 Timer match register 1.

kCTIMER_Match_2 Timer match register 2.

kCTIMER_Match_3 Timer match register 3.

4.0.13.5.4 enum ctimer_match_output_control_t

Enumerator

kCTIMER_Output_NoAction No action is taken.

kCTIMER_Output_Clear Clear the EM bit/output to 0.

kCTIMER_Output_Set Set the EM bit/output to 1.

kCTIMER_Output_Toggle Toggle the EM bit/output.

4.0.13.5.5 enum ctimer_interrupt_enable_t

Enumerator

kCTIMER_Match0InterruptEnable Match 0 interrupt.

kCTIMER_Match1InterruptEnable Match 1 interrupt.

kCTIMER_Match2InterruptEnable Match 2 interrupt.

kCTIMER_Match3InterruptEnable Match 3 interrupt.

kCTIMER_Capture0InterruptEnable Capture 0 interrupt.

kCTIMER_Capture1InterruptEnable Capture 1 interrupt.

kCTIMER_Capture2InterruptEnable Capture 2 interrupt.

4.0.13.5.6 enum ctimer_status_flags_t

Enumerator

kCTIMER_Match0Flag Match 0 interrupt flag.
kCTIMER_Match1Flag Match 1 interrupt flag.
kCTIMER_Match2Flag Match 2 interrupt flag.
kCTIMER_Match3Flag Match 3 interrupt flag.
kCTIMER_Capture0Flag Capture 0 interrupt flag.
kCTIMER_Capture1Flag Capture 1 interrupt flag.
kCTIMER_Capture2Flag Capture 2 interrupt flag.

4.0.13.5.7 enum ctimer_callback_type_t

When registering a callback an array of function pointers is passed the size could be 1 or 8, the callback type will tell that.

Enumerator

kCTIMER_SingleCallback Single Callback type where there is only one callback for the timer.
based on the status flags different channels needs to be handled differently
kCTIMER_MultipleCallback Multiple Callback type where there can be 8 valid callbacks, one per
channel. for both match/capture

4.0.13.6 Function Documentation

4.0.13.6.1 void CTIMER_Init (CTIMER_Type * *base*, const ctimer_config_t * *config*)

Note

This API should be called at the beginning of the application before using the driver.

Parameters

<i>base</i>	Ctimer peripheral base address
<i>config</i>	Pointer to the user configuration structure.

4.0.13.6.2 void CTIMER_Deinit (CTIMER_Type * *base*)

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

4.0.13.6.3 void CTIMER_GetDefaultConfig (ctimer_config_t * config)

The default values are:

```
* config->mode = kCTIMER_TimerMode;
* config->input = kCTIMER_Capture_0;
* config->prescale = 0;
*
```

Parameters

<i>config</i>	Pointer to the user configuration structure.
---------------	--

4.0.13.6.4 status_t CTIMER_SetupPwmPeriod (CTIMER_Type * base, ctimer_match_t matchChannel, uint32_t pwmPeriod, uint32_t pulsePeriod, bool enableInt)

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function will assign match channel 3 to set the PWM cycle.

Note

When setting PWM output from multiple output pins, all should use the same PWM period

Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match pin to be used to output the PWM signal
<i>pwmPeriod</i>	PWM period match value
<i>pulsePeriod</i>	Pulse width match value
<i>enableInt</i>	Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt is generated

Returns

kStatus_Success on success kStatus_Fail If matchChannel passed in is 3; this channel is reserved to set the PWM period

4.0.13.6.5 **status_t CTIMER_SetupPwm (CTIMER_Type * *base*, ctimer_match_t *matchChannel*, uint8_t *dutyCyclePercent*, uint32_t *pwmFreq_Hz*, uint32_t *srcClock_Hz*, bool *enableInt*)**

Enables PWM mode on the match channel passed in and will then setup the match value and other match parameters to generate a PWM signal. This function will assign match channel 3 to set the PWM cycle.

Note

When setting PWM output from multiple output pins, all should use the same PWM frequency. Please use CTIMER_SetupPwmPeriod to set up the PWM with high resolution.

Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match pin to be used to output the PWM signal
<i>dutyCycle-Percent</i>	PWM pulse width; the value should be between 0 to 100
<i>pwmFreq_Hz</i>	PWM signal frequency in Hz
<i>srcClock_Hz</i>	Timer counter clock in Hz
<i>enableInt</i>	Enable interrupt when the timer value reaches the match value of the PWM pulse, if it is 0 then no interrupt is generated

Returns

kStatus_Success on success kStatus_Fail If matchChannel passed in is 3; this channel is reserved to set the PWM cycle

4.0.13.6.6 **static void CTIMER_UpdatePwmPulsePeriod (CTIMER_Type * *base*, ctimer_match_t *matchChannel*, uint32_t *pulsePeriod*) [inline], [static]**

Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match pin to be used to output the PWM signal

<i>pulsePeriod</i>	New PWM pulse width match value
--------------------	---------------------------------

4.0.13.6.7 void CTIMER_UpdatePwmDutycycle (CTIMER_Type * *base*, ctimer_match_t *matchChannel*, uint8_t *dutyCyclePercent*)

Note

Please use CTIMER_UpdatePwmPulsePeriod to update the PWM with high resolution.

Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match pin to be used to output the PWM signal
<i>dutyCycle-Percent</i>	New PWM pulse width; the value should be between 0 to 100

4.0.13.6.8 void CTIMER_SetupMatch (CTIMER_Type * *base*, ctimer_match_t *matchChannel*, const ctimer_match_config_t * *config*)

User configuration is used to setup the match value and action to be taken when a match occurs.


Parameters

<i>base</i>	Ctimer peripheral base address
<i>matchChannel</i>	Match register to configure
<i>config</i>	Pointer to the match configuration structure

4.0.13.6.9 void CTIMER_SetupCapture (CTIMER_Type * *base*, ctimer_capture_channel_t *capture*, ctimer_capture_edge_t *edge*, bool *enableInt*)

Parameters

<i>base</i>	Ctimer peripheral base address
<i>capture</i>	Capture channel to configure
<i>edge</i>	Edge on the channel that will trigger a capture
<i>enableInt</i>	Flag to enable channel interrupts, if enabled then the registered call back is called upon capture



4.0.13.6.10 `static uint32_t CTIMER_GetTimerCountValue (CTIMER_Type * base) [inline],
[static]`

Parameters

<i>base</i>	Ctimer peripheral base address.
-------------	---------------------------------

Returns

return the timer count value.

4.0.13.6.11 void CTIMER_RegisterCallBack (CTIMER_Type * *base*, ctimer_callback_t * *cb_func*, ctimer_callback_type_t *cb_type*)

Parameters

<i>base</i>	Ctimer peripheral base address
<i>cb_func</i>	callback function
<i>cb_type</i>	callback function type, singular or multiple

4.0.13.6.12 static void CTIMER_EnableInterrupts (CTIMER_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration ctimer-_interrupt_enable_t

4.0.13.6.13 static void CTIMER_DisableInterrupts (CTIMER_Type * *base*, uint32_t *mask*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The interrupts to enable. This is a logical OR of members of the enumeration ctimer-_interrupt_enable_t

4.0.13.6.14 static uint32_t CTIMER_GetEnabledInterrupts (CTIMER_Type * *base*) [inline], [static]

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

Returns

The enabled interrupts. This is the logical OR of members of the enumeration [ctimer_interrupt_enable_t](#)

4.0.13.6.15 `static uint32_t CTIMER_GetStatusFlags (CTIMER_Type * base) [inline], [static]`

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

Returns

The status flags. This is the logical OR of members of the enumeration [ctimer_status_flags_t](#)

4.0.13.6.16 `static void CTIMER_ClearStatusFlags (CTIMER_Type * base, uint32_t mask) [inline], [static]`

Parameters

<i>base</i>	Ctimer peripheral base address
<i>mask</i>	The status flags to clear. This is a logical OR of members of the enumeration ctimer_status_flags_t

4.0.13.6.17 `static void CTIMER_StartTimer (CTIMER_Type * base) [inline], [static]`

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

4.0.13.6.18 `static void CTIMER_StopTimer (CTIMER_Type * base) [inline], [static]`

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

4.0.13.6.19 static void CTIMER_Reset (CTIMER_Type * *base*) [inline], [static]

The timer counter and prescale counter are reset on the next positive edge of the APB clock.

Parameters

<i>base</i>	Ctimer peripheral base address
-------------	--------------------------------

4.0.14 CMP: Analog Comparator Driver

The MCUXpresso SDK provides a peripheral driver for the Analog Comparator (CMP) module of MCU-Xpresso SDK devices.

4.0.14.1 Function groups

The driver provides a set of functions to set two input sources of the on-chip comparator and compare the voltage of them.

4.0.14.1.1 Initialization and deinitialization

The function [CMP_Init\(\)](#) initializes the CMP with specified configurations. The function [CMP_GetDefaultConfig\(\)](#) gets the default configurations.

The function [CMP_Deinit\(\)](#) disables the module clock.

4.0.14.1.2 Compare

The function [CMP_SetInputChannels\(\)](#) configures the P-side and N-side input sources.

The function [CMP_SetVREF\(\)](#) sets the reference voltage which can be dedicated to input 0 of both P and N sides.

The function [CMP_GetOutput\(\)](#) gets the compare result of the two sides.

4.0.14.1.3 Interrupt

Provides functions to enable/disable/clear CMP interrupts.

The function [CMP_EnableFilteredInterruptSource\(\)](#) allows users to select which analog comparator output (filtered or un-filtered) is used for interrupt detection.

4.0.14.1.4 Status

Provides functions to get the CMP status.

4.0.14.2 Typical use case

4.0.14.2.1 Polling Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/cmp_1`



4.0.14.2.2 Interrupt Configuration

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/cmp-
_1`



4.0.15 FLEXCOMM: FLEXCOMM Driver

4.0.15.1 Overview

The MCUXpresso SDK provides a generic driver and multiple protocol-specific FLEXCOMM drivers for the FLEXCOMM module of MCUXpresso SDK devices.

Modules

- [FLEXCOMM Driver](#)

4.0.16 FLEXCOMM Driver

4.0.16.1 Overview

Typedefs

- typedef void(* [flexcomm_irq_handler_t](#))(void *base, void *handle)
Typedef for interrupt handler.

Enumerations

- enum [FLEXCOMM_PERIPH_T](#) {
 [FLEXCOMM_PERIPH_NONE](#),
 [FLEXCOMM_PERIPH_USART](#),
 [FLEXCOMM_PERIPH_SPI](#),
 [FLEXCOMM_PERIPH_I2C](#),
 [FLEXCOMM_PERIPH_I2S_TX](#),
 [FLEXCOMM_PERIPH_I2S_RX](#) }
FLEXCOMM peripheral modes.

Functions

- uint32_t [FLEXCOMM_GetInstance](#) (void *base)
Returns instance number for FLEXCOMM module with given base address.
- status_t [FLEXCOMM_Init](#) (void *base, [FLEXCOMM_PERIPH_T](#) periph)
Initializes FLEXCOMM and selects peripheral mode according to the second parameter.
- void [FLEXCOMM_SetIRQHandler](#) (void *base, [flexcomm_irq_handler_t](#) handler, void *handle)
Sets IRQ handler for given FLEXCOMM module.

Variables

- IRQn_Type const [kFlexcommIrqs](#) []
Array with IRQ number for each FLEXCOMM module.

Driver version

- #define [FSL_FLEXCOMM_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 0, 2))
FlexCOMM driver version 2.0.2.

4.0.16.2 Macro Definition Documentation

4.0.16.2.1 **#define FSL_FLEXCOMM_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))**

4.0.16.3 Typedef Documentation

4.0.16.3.1 **typedef void(* flexcomm_irq_handler_t)(void *base, void *handle)**

4.0.16.4 Enumeration Type Documentation

4.0.16.4.1 **enum FLEXCOMM_PERIPH_T**

Enumerator

FLEXCOMM_PERIPH_NONE No peripheral.
FLEXCOMM_PERIPH_USART USART peripheral.
FLEXCOMM_PERIPH_SPI SPI Peripheral.
FLEXCOMM_PERIPH_I2C I2C Peripheral.
FLEXCOMM_PERIPH_I2S_TX I2S TX Peripheral.
FLEXCOMM_PERIPH_I2S_RX I2S RX Peripheral.

4.0.16.5 Function Documentation

4.0.16.5.1 **uint32_t FLEXCOMM_GetInstance (void * *base*)**

4.0.16.5.2 **status_t FLEXCOMM_Init (void * *base*, FLEXCOMM_PERIPH_T *periph*)**

4.0.16.5.3 **void FLEXCOMM_SetIRQHandler (void * *base*, flexcomm_irq_handler_t *handler*, void * *handle*)**

It is used by drivers register IRQ handler according to FLEXCOMM mode

4.0.16.6 Variable Documentation

4.0.16.6.1 **IRQn_Type const kFlexcommIrqs[]**

4.0.17 I2C Driver

4.0.17.1 Overview

Files

- file [fsl_i2c.h](#)

Macros

- `#define I2C_RETRY_TIMES 0U` /* Define to zero means keep waiting until the flag is assert/deassert. */
Retry times for waiting flag.
- `#define I2C_STAT_MSTCODE_IDLE (0)`
Master Idle State Code.
- `#define I2C_STAT_MSTCODE_RXREADY (1)`
Master Receive Ready State Code.
- `#define I2C_STAT_MSTCODE_TXREADY (2)`
Master Transmit Ready State Code.
- `#define I2C_STAT_MSTCODE_NACKADR (3)`
Master NACK by slave on address State Code.
- `#define I2C_STAT_MSTCODE_NACKDAT (4)`
Master NACK by slave on data State Code.

Enumerations

- `enum {`
`kStatus_I2C_Busy = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 0),`
`kStatus_I2C_Idle = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 1),`
`kStatus_I2C_Nak,`
`kStatus_I2C_InvalidParameter,`
`kStatus_I2C_BitError = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 4),`
`kStatus_I2C_ArbitrationLost = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 5),`
`kStatus_I2C_NoTransferInProgress,`
`kStatus_I2C_DmaRequestFail = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 7),`
`kStatus_I2C_Timeout = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 10),`
`kStatus_I2C_Addr_Nak = MAKE_STATUS(kStatusGroup_FLEXCOMM_I2C, 11) }`
I2C status return codes.

Driver version

- `#define FSL_I2C_DRIVER_VERSION (MAKE_VERSION(2, 0, 6))`
I2C driver version 2.0.6.

4.0.17.2 Macro Definition Documentation

4.0.17.2.1 **#define FSL_I2C_DRIVER_VERSION (MAKE_VERSION(2, 0, 6))**

4.0.17.2.2 **#define I2C_RETRY_TIMES 0U /* Define to zero means keep waiting until the flag is assert/deassert. */**

4.0.17.3 Enumeration Type Documentation

4.0.17.3.1 anonymous enum

Enumerator

kStatus_I2C_Busy The master is already performing a transfer.

kStatus_I2C_Idle The slave driver is idle.

kStatus_I2C_Nak The slave device sent a NAK in response to a byte.

kStatus_I2C_InvalidParameter Unable to proceed due to invalid parameter.

kStatus_I2C_BitError Transferred bit was not seen on the bus.

kStatus_I2C_ArbitrationLost Arbitration lost error.

kStatus_I2C_NoTransferInProgress Attempt to abort a transfer when one is not in progress.

kStatus_I2C_DmaRequestFail DMA request failed.

kStatus_I2C_Timeout Timeout polling status flags.

kStatus_I2C_Addr_Nak NAK received for Address.

4.0.18 I2C Master Driver

4.0.18.1 Overview

Data Structures

- struct [i2c_master_config_t](#)
Structure with settings to initialize the I2C master module. [More...](#)
- struct [i2c_master_transfer_t](#)
Non-blocking transfer descriptor structure. [More...](#)
- struct [i2c_master_handle_t](#)
Driver handle for master non-blocking APIs. [More...](#)

Typedefs

- typedef void(* [i2c_master_transfer_callback_t](#))(I2C_Type *base, i2c_master_handle_t *handle, [status_t](#) completionStatus, void *userData)
Master completion callback function pointer type.

Enumerations

- enum [_i2c_master_flags](#) {
 [kI2C_MasterPendingFlag](#) = I2C_STAT_MSTPENDING_MASK,
 [kI2C_MasterArbitrationLostFlag](#),
 [kI2C_MasterStartStopErrorFlag](#) }
I2C master peripheral flags.
- enum [i2c_direction_t](#) {
 [kI2C_Write](#) = 0U,
 [kI2C_Read](#) = 1U }
Direction of master and slave transfers.
- enum [_i2c_master_transfer_flags](#) {
 [kI2C_TransferDefaultFlag](#) = 0x00U,
 [kI2C_TransferNoStartFlag](#) = 0x01U,
 [kI2C_TransferRepeatedStartFlag](#) = 0x02U,
 [kI2C_TransferNoStopFlag](#) = 0x04U }
Transfer option flags.
- enum [_i2c_transfer_states](#)
States for the state machine used by transactional APIs.

Initialization and deinitialization

- void [I2C_MasterGetDefaultConfig](#) ([i2c_master_config_t](#) *masterConfig)
Provides a default configuration for the I2C master peripheral.
- void [I2C_MasterInit](#) (I2C_Type *base, const [i2c_master_config_t](#) *masterConfig, uint32_t srcClock_Hz)
Initializes the I2C master peripheral.

- void [I2C_MasterDeinit](#) (I2C_Type *base)
Deinitializes the I2C master peripheral.
- uint32_t [I2C_GetInstance](#) (I2C_Type *base)
Returns an instance number given a base address.
- static void [I2C_MasterReset](#) (I2C_Type *base)
Performs a software reset.
- static void [I2C_MasterEnable](#) (I2C_Type *base, bool enable)
Enables or disables the I2C module as master.

Status

- static uint32_t [I2C_GetStatusFlags](#) (I2C_Type *base)
Gets the I2C status flags.
- static void [I2C_MasterClearStatusFlags](#) (I2C_Type *base, uint32_t statusMask)
Clears the I2C master status flag state.

Interrupts

- static void [I2C_EnableInterrupts](#) (I2C_Type *base, uint32_t interruptMask)
Enables the I2C master interrupt requests.
- static void [I2C_DisableInterrupts](#) (I2C_Type *base, uint32_t interruptMask)
Disables the I2C master interrupt requests.
- static uint32_t [I2C_GetEnabledInterrupts](#) (I2C_Type *base)
Returns the set of currently enabled I2C master interrupt requests.

Bus operations

- void [I2C_MasterSetBaudRate](#) (I2C_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)
Sets the I2C bus frequency for master transactions.
- static bool [I2C_MasterGetBusIdleState](#) (I2C_Type *base)
Returns whether the bus is idle.
- [status_t](#) [I2C_MasterStart](#) (I2C_Type *base, uint8_t address, [i2c_direction_t](#) direction)
Sends a START on the I2C bus.
- [status_t](#) [I2C_MasterStop](#) (I2C_Type *base)
Sends a STOP signal on the I2C bus.
- static [status_t](#) [I2C_MasterRepeatedStart](#) (I2C_Type *base, uint8_t address, [i2c_direction_t](#) direction)
Sends a REPEATED START on the I2C bus.
- [status_t](#) [I2C_MasterWriteBlocking](#) (I2C_Type *base, const void *txBuff, size_t txSize, uint32_t flags)
Performs a polling send transfer on the I2C bus.
- [status_t](#) [I2C_MasterReadBlocking](#) (I2C_Type *base, void *rxBuff, size_t rxSize, uint32_t flags)
Performs a polling receive transfer on the I2C bus.
- [status_t](#) [I2C_MasterTransferBlocking](#) (I2C_Type *base, [i2c_master_transfer_t](#) *xfer)
Performs a master polling transfer on the I2C bus.

Non-blocking

- void [I2C_MasterTransferCreateHandle](#) (I2C_Type *base, i2c_master_handle_t *handle, [i2c_master_transfer_callback_t](#) callback, void *userData)
Creates a new handle for the I2C master non-blocking APIs.
- [status_t I2C_MasterTransferNonBlocking](#) (I2C_Type *base, i2c_master_handle_t *handle, i2c_master_transfer_t *xfer)
Performs a non-blocking transaction on the I2C bus.
- [status_t I2C_MasterTransferGetCount](#) (I2C_Type *base, i2c_master_handle_t *handle, size_t *count)
Returns number of bytes transferred so far.
- [status_t I2C_MasterTransferAbort](#) (I2C_Type *base, i2c_master_handle_t *handle)
Terminates a non-blocking I2C master transmission early.

IRQ handler

- void [I2C_MasterTransferHandleIRQ](#) (I2C_Type *base, i2c_master_handle_t *handle)
Reusable routine to handle master interrupts.

4.0.18.2 Data Structure Documentation

4.0.18.2.1 struct i2c_master_config_t

This structure holds configuration settings for the I2C peripheral. To initialize this structure to reasonable defaults, call the [I2C_MasterGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

Data Fields

- bool [enableMaster](#)
Whether to enable master mode.
- uint32_t [baudRate_Bps](#)
Desired baud rate in bits per second.
- bool [enableTimeout](#)
Enable internal timeout function.

4.0.18.2.1.1 Field Documentation

4.0.18.2.1.1.1 `bool i2c_master_config_t::enableMaster`

4.0.18.2.1.1.2 `uint32_t i2c_master_config_t::baudRate_Bps`

4.0.18.2.1.1.3 `bool i2c_master_config_t::enableTimeout`

4.0.18.2.2 `struct i2c_master_transfer`

I2C master transfer typedef.

This structure is used to pass transaction parameters to the [I2C_MasterTransferNonBlocking\(\)](#) API.

Data Fields

- `uint32_t flags`
Bit mask of options for the transfer.
- `uint8_t slaveAddress`
The 7-bit slave address.
- `i2c_direction_t direction`
Either `ki2c_Read` or `ki2c_Write`.
- `uint32_t subaddress`
Sub address.
- `size_t subaddressSize`
Length of sub address to send in bytes.
- `void * data`
Pointer to data to transfer.
- `size_t dataSize`
Number of bytes to transfer.

4.0.18.2.2.1 Field Documentation

4.0.18.2.2.1.1 `uint32_t i2c_master_transfer_t::flags`

See enumeration [_i2c_master_transfer_flags](#) for available options. Set to 0 or [ki2c_TransferDefaultFlag](#) for normal transfers.

4.0.18.2.2.1.2 `uint8_t i2c_master_transfer_t::slaveAddress`

4.0.18.2.2.1.3 `i2c_direction_t i2c_master_transfer_t::direction`

4.0.18.2.2.1.4 `uint32_t i2c_master_transfer_t::subaddress`

Transferred MSB first.

4.0.18.2.2.1.5 `size_t i2c_master_transfer_t::subaddressSize`

Maximum size is 4 bytes.

4.0.18.2.2.1.6 void* i2c_master_transfer_t::data

4.0.18.2.2.1.7 size_t i2c_master_transfer_t::dataSize

4.0.18.2.3 struct i2c_master_handle

I2C master handle typedef.

Note

The contents of this structure are private and subject to change.

Data Fields

- uint8_t [state](#)
Transfer state machine current state.
- uint32_t [transferCount](#)
Indicates progress of the transfer.
- uint32_t [remainingBytes](#)
Remaining byte count in current state.
- uint8_t * [buf](#)
Buffer pointer for current state.
- i2c_master_transfer_t [transfer](#)
Copy of the current transfer info.
- [i2c_master_transfer_callback_t](#) [completionCallback](#)
Callback function pointer.
- void * [userData](#)
Application data passed to callback.

4.0.18.2.3.1 Field Documentation

4.0.18.2.3.1.1 uint8_t i2c_master_handle_t::state

4.0.18.2.3.1.2 uint32_t i2c_master_handle_t::remainingBytes

4.0.18.2.3.1.3 uint8_t* i2c_master_handle_t::buf

4.0.18.2.3.1.4 i2c_master_transfer_t i2c_master_handle_t::transfer

4.0.18.2.3.1.5 i2c_master_transfer_callback_t i2c_master_handle_t::completionCallback

4.0.18.2.3.1.6 void* i2c_master_handle_t::userData

4.0.18.3 Typedef Documentation

4.0.18.3.1 typedef void(* i2c_master_transfer_callback_t)(I2C_Type *base, i2c_master_handle_t *handle, status_t completionStatus, void *userData)

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to [I2C_MasterTransferCreateHandle\(\)](#).

Parameters

<i>base</i>	The I2C peripheral base address.
<i>completion-Status</i>	Either kStatus_Success or an error code describing how the transfer completed.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

4.0.18.4 Enumeration Type Documentation

4.0.18.4.1 enum _i2c_master_flags

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

kI2C_MasterPendingFlag The I2C module is waiting for software interaction.

kI2C_MasterArbitrationLostFlag The arbitration of the bus was lost. There was collision on the bus

kI2C_MasterStartStopErrorFlag There was an error during start or stop phase of the transaction.

4.0.18.4.2 enum i2c_direction_t

Enumerator

kI2C_Write Master transmit.

kI2C_Read Master receive.

4.0.18.4.3 enum _i2c_master_transfer_flags

Note

These enumerations are intended to be OR'd together to form a bit mask of options for the [_i2c_master_transfer::flags](#) field.

Enumerator

kI2C_TransferDefaultFlag Transfer starts with a start signal, stops with a stop signal.

kI2C_TransferNoStartFlag Don't send a start condition, address, and sub address.

kI2C_TransferRepeatedStartFlag Send a repeated start condition.

kI2C_TransferNoStopFlag Don't send a stop condition.

4.0.18.4.4 enum _i2c_transfer_states

4.0.18.5 Function Documentation

4.0.18.5.1 void I2C_MasterGetDefaultConfig (i2c_master_config_t * *masterConfig*)

This function provides the following default configuration for the I2C master peripheral:

```
* masterConfig->enableMaster      = true;
* masterConfig->baudRate_Bps      = 100000U;
* masterConfig->enableTimeout     = false;
*
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with [I2C_MasterInit\(\)](#).

Parameters

out	<i>masterConfig</i>	User provided configuration structure for default values. Refer to i2c_master_config_t .
-----	---------------------	--

4.0.18.5.2 void I2C_MasterInit (I2C_Type * *base*, const i2c_master_config_t * *masterConfig*, uint32_t *srcClock_Hz*)

This function enables the peripheral clock and initializes the I2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>masterConfig</i>	User provided peripheral configuration. Use I2C_MasterGetDefaultConfig() to get a set of defaults that you can override.
<i>srcClock_Hz</i>	Frequency in Hertz of the I2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

4.0.18.5.3 void I2C_MasterDeinit (I2C_Type * *base*)

This function disables the I2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

4.0.18.5.4 uint32_t I2C_GetInstance (I2C_Type * *base*)

If an invalid base address is passed, debug builds will assert. Release builds will just return instance number 0.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

Returns

I2C instance number starting from 0.

4.0.18.5.5 static void I2C_MasterReset (I2C_Type * *base*) [inline], [static]

Restores the I2C master peripheral to reset conditions.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

4.0.18.5.6 static void I2C_MasterEnable (I2C_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	The I2C peripheral base address.
<i>enable</i>	Pass true to enable or false to disable the specified I2C as master.

4.0.18.5.7 static uint32_t I2C_GetStatusFlags (I2C_Type * *base*) [inline], [static]

A bit mask with the state of all I2C status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

See Also

[_i2c_master_flags](#)

4.0.18.5.8 static void I2C_MasterClearStatusFlags (I2C_Type * *base*, uint32_t *statusMask*)
[inline], [static]

The following status register flags can be cleared:

- [kI2C_MasterArbitrationLostFlag](#)
- [kI2C_MasterStartStopErrorFlag](#)

Attempts to clear other flags has no effect.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of _i2c_master_flags enumerators OR'd together. You may pass the result of a previous call to I2C_GetStatusFlags() .

See Also

[_i2c_master_flags](#).

4.0.18.5.9 static void I2C_EnableInterrupts (I2C_Type * *base*, uint32_t *interruptMask*)
[inline], [static]

Parameters

<i>base</i>	The I2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to enable. See _i2c_master_flags for the set of constants that should be OR'd together to form the bit mask.

4.0.18.5.10 `static void I2C_DisableInterrupts (I2C_Type * base, uint32_t interruptMask)`
`[inline], [static]`

Parameters

<i>base</i>	The I2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to disable. See _i2c_master_flags for the set of constants that should be OR'd together to form the bit mask.

4.0.18.5.11 `static uint32_t I2C_GetEnabledInterrupts (I2C_Type * base)` `[inline],`
`[static]`

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

Returns

A bitmask composed of [_i2c_master_flags](#) enumerators OR'd together to indicate the set of enabled interrupts.

4.0.18.5.12 `void I2C_MasterSetBaudRate (I2C_Type * base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)`

The I2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

<i>srcClock_Hz</i>	I2C functional clock frequency in Hertz.
<i>baudRate_Bps</i>	Requested bus frequency in bits per second.

4.0.18.5.13 static bool I2C_MasterGetBusIdleState (I2C_Type * *base*) [inline], [static]

Requires the master mode to be enabled.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

Return values

<i>true</i>	Bus is busy.
<i>false</i>	Bus is idle.

4.0.18.5.14 status_t I2C_MasterStart (I2C_Type * *base*, uint8_t *address*, i2c_direction_t *direction*)

This function is used to initiate a new master mode transfer by sending the START signal. The slave address is sent following the I2C START signal.

Parameters

<i>base</i>	I2C peripheral base pointer
<i>address</i>	7-bit slave device address.
<i>direction</i>	Master transfer directions(transmit/receive).

Return values

<i>kStatus_Success</i>	Successfully send the start signal.
<i>kStatus_I2C_Busy</i>	Current bus is busy.

4.0.18.5.15 status_t I2C_MasterStop (I2C_Type * *base*)

Return values

<i>kStatus_Success</i>	Successfully send the stop signal.
<i>kStatus_I2C_Timeout</i>	Send stop signal failed, timeout.

4.0.18.5.16 `static status_t I2C_MasterRepeatedStart (I2C_Type * base, uint8_t address, i2c_direction_t direction) [inline], [static]`

Parameters

<i>base</i>	I2C peripheral base pointer
<i>address</i>	7-bit slave device address.
<i>direction</i>	Master transfer directions(transmit/receive).

Return values

<i>kStatus_Success</i>	Successfully send the start signal.
<i>kStatus_I2C_Busy</i>	Current bus is busy but not occupied by current I2C master.

4.0.18.5.17 `status_t I2C_MasterWriteBlocking (I2C_Type * base, const void * txBuff, size_t txSize, uint32_t flags)`

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns [kStatus_I2C_Nak](#).

Parameters

<i>base</i>	The I2C peripheral base address.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.
<i>flags</i>	Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag

Return values

<i>kStatus_Success</i>	Data was sent successfully.
<i>kStatus_I2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_I2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_I2C_Arbitration-Lost</i>	Arbitration lost error.

4.0.18.5.18 **status_t I2C_MasterReadBlocking (I2C_Type * *base*, void * *rxBuff*, size_t *rxSize*, uint32_t *flags*)**

Parameters

<i>base</i>	The I2C peripheral base address.
<i>rxBuff</i>	The pointer to the data to be transferred.
<i>rxSize</i>	The length in bytes of the data to be transferred.
<i>flags</i>	Transfer control flag to control special behavior like suppressing start or stop, for normal transfers use kI2C_TransferDefaultFlag

Return values

<i>kStatus_Success</i>	Data was received successfully.
<i>kStatus_I2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_I2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_I2C_Arbitration-Lost</i>	Arbitration lost error.

4.0.18.5.19 **status_t I2C_MasterTransferBlocking (I2C_Type * *base*, i2c_master_transfer_t * *xfer*)**

Note

The API does not return until the transfer succeeds or fails due to arbitration lost or receiving a NAK.

Parameters

<i>base</i>	I2C peripheral base address.
<i>xfer</i>	Pointer to the transfer structure.

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Busy</i>	Previous transmission still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, wait signal timeout.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive NAK during transfer.

4.0.18.5.20 void I2C_MasterTransferCreateHandle (I2C_Type * *base*, i2c_master_handle_t * *handle*, i2c_master_transfer_callback_t *callback*, void * *userData*)

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [I2C_MasterTransferAbort\(\)](#) API shall be called.

Parameters

	<i>base</i>	The I2C peripheral base address.
out	<i>handle</i>	Pointer to the I2C master driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

4.0.18.5.21 status_t I2C_MasterTransferNonBlocking (I2C_Type * *base*, i2c_master_handle_t * *handle*, i2c_master_transfer_t * *xfer*)

Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to the I2C master driver handle.
<i>xfer</i>	The pointer to the transfer descriptor.

Return values

<i>kStatus_Success</i>	The transaction was started successfully.
<i>kStatus_I2C_Busy</i>	Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

4.0.18.5.22 `status_t I2C_MasterTransferGetCount (I2C_Type * base, i2c_master_handle_t * handle, size_t * count)`

Parameters

	<i>base</i>	The I2C peripheral base address.
	<i>handle</i>	Pointer to the I2C master driver handle.
out	<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_Success</i>	
<i>kStatus_I2C_Busy</i>	

4.0.18.5.23 `status_t I2C_MasterTransferAbort (I2C_Type * base, i2c_master_handle_t * handle)`

Note

It is not safe to call this function from an IRQ handler that has a higher priority than the I2C peripheral's IRQ priority.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to the I2C master driver handle.

Return values

<i>kStatus_Success</i>	A transaction was successfully aborted.
<i>kStatus_I2C_Timeout</i>	Timeout during polling for flags.

4.0.18.5.24 `void I2C_MasterTransferHandleIRQ (I2C_Type * base, i2c_master_handle_t * handle)`

Note

This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to the I2C master driver handle.

4.0.19 I2C Slave Driver

4.0.19.1 Overview

Data Structures

- struct [i2c_slave_address_t](#)
Data structure with 7-bit Slave address and Slave address disable. [More...](#)
- struct [i2c_slave_config_t](#)
Structure with settings to initialize the I2C slave module. [More...](#)
- struct [i2c_slave_transfer_t](#)
I2C slave transfer structure. [More...](#)
- struct [i2c_slave_handle_t](#)
I2C slave handle structure. [More...](#)

Typedefs

- typedef void(* [i2c_slave_transfer_callback_t](#))(I2C_Type *base, volatile [i2c_slave_transfer_t](#) *transfer, void *userData)
Slave event callback function pointer type.
- typedef void(* [flexcomm_i2c_master_irq_handler_t](#))(I2C_Type *base, [i2c_master_handle_t](#) *handle)
Typedef for master interrupt handler.
- typedef void(* [flexcomm_i2c_slave_irq_handler_t](#))(I2C_Type *base, [i2c_slave_handle_t](#) *handle)
Typedef for slave interrupt handler.

Enumerations

- enum [_i2c_slave_flags](#) {
 [kI2C_SlavePendingFlag](#) = I2C_STAT_SLVPENDING_MASK,
 [kI2C_SlaveNotStretching](#),
 [kI2C_SlaveSelected](#) = I2C_STAT_SLVSEL_MASK,
 [kI2C_SaveDeselected](#) }
I2C slave peripheral flags.
- enum [i2c_slave_address_register_t](#) {
 [kI2C_SlaveAddressRegister0](#) = 0U,
 [kI2C_SlaveAddressRegister1](#) = 1U,
 [kI2C_SlaveAddressRegister2](#) = 2U,
 [kI2C_SlaveAddressRegister3](#) = 3U }
I2C slave address register.
- enum [i2c_slave_address_qual_mode_t](#) {
 [kI2C_QualModeMask](#) = 0U,
 [kI2C_QualModeExtend](#) }
I2C slave address match options.
- enum [i2c_slave_bus_speed_t](#)
I2C slave bus speed options.

- enum `i2c_slave_transfer_event_t` {
`kI2C_SlaveAddressMatchEvent` = 0x01U,
`kI2C_SlaveTransmitEvent` = 0x02U,
`kI2C_SlaveReceiveEvent` = 0x04U,
`kI2C_SlaveCompletionEvent` = 0x20U,
`kI2C_SlaveDeselectedEvent`,
`kI2C_SlaveAllEvents` }
Set of events sent to the callback for non blocking slave transfers.
- enum `i2c_slave_fsm_t`
I2C slave software finite state machine states.

Slave initialization and deinitialization

- void `I2C_SlaveGetDefaultConfig` (`i2c_slave_config_t` *slaveConfig)
Provides a default configuration for the I2C slave peripheral.
- `status_t` `I2C_SlaveInit` (`I2C_Type` *base, const `i2c_slave_config_t` *slaveConfig, `uint32_t` srcClock_Hz)
Initializes the I2C slave peripheral.
- void `I2C_SlaveSetAddress` (`I2C_Type` *base, `i2c_slave_address_register_t` addressRegister, `uint8_t` address, bool addressDisable)
Configures Slave Address n register.
- void `I2C_SlaveDeinit` (`I2C_Type` *base)
Deinitializes the I2C slave peripheral.
- static void `I2C_SlaveEnable` (`I2C_Type` *base, bool enable)
Enables or disables the I2C module as slave.

Slave status

- static void `I2C_SlaveClearStatusFlags` (`I2C_Type` *base, `uint32_t` statusMask)
Clears the I2C status flag state.

Slave bus operations

- `status_t` `I2C_SlaveWriteBlocking` (`I2C_Type` *base, const `uint8_t` *txBuff, `size_t` txSize)
Performs a polling send transfer on the I2C bus.
- `status_t` `I2C_SlaveReadBlocking` (`I2C_Type` *base, `uint8_t` *rxBuff, `size_t` rxSize)
Performs a polling receive transfer on the I2C bus.

Slave non-blocking

- void `I2C_SlaveTransferCreateHandle` (`I2C_Type` *base, `i2c_slave_handle_t` *handle, `i2c_slave_transfer_callback_t` callback, void *userData)
Creates a new handle for the I2C slave non-blocking APIs.
- `status_t` `I2C_SlaveTransferNonBlocking` (`I2C_Type` *base, `i2c_slave_handle_t` *handle, `uint32_t` eventMask)
Starts accepting slave transfers.

- [status_t I2C_SlaveSetSendBuffer](#) (I2C_Type *base, volatile [i2c_slave_transfer_t](#) *transfer, const void *txData, size_t txSize, uint32_t eventMask)
Starts accepting master read from slave requests.
- [status_t I2C_SlaveSetReceiveBuffer](#) (I2C_Type *base, volatile [i2c_slave_transfer_t](#) *transfer, void *rxData, size_t rxSize, uint32_t eventMask)
Starts accepting master write to slave requests.
- static uint32_t [I2C_SlaveGetReceivedAddress](#) (I2C_Type *base, volatile [i2c_slave_transfer_t](#) *transfer)
Returns the slave address sent by the I2C master.
- void [I2C_SlaveTransferAbort](#) (I2C_Type *base, [i2c_slave_handle_t](#) *handle)
Aborts the slave non-blocking transfers.
- [status_t I2C_SlaveTransferGetCount](#) (I2C_Type *base, [i2c_slave_handle_t](#) *handle, size_t *count)
Gets the slave transfer remaining bytes during a interrupt non-blocking transfer.

Slave IRQ handler

- void [I2C_SlaveTransferHandleIRQ](#) (I2C_Type *base, [i2c_slave_handle_t](#) *handle)
Reusable routine to handle slave interrupts.

4.0.19.2 Data Structure Documentation

4.0.19.2.1 struct [i2c_slave_address_t](#)

Data Fields

- uint8_t [address](#)
7-bit Slave address SLVADR.
- bool [addressDisable](#)
Slave address disable SADISABLE.

4.0.19.2.1.1 Field Documentation

4.0.19.2.1.1.1 uint8_t [i2c_slave_address_t::address](#)

4.0.19.2.1.1.2 bool [i2c_slave_address_t::addressDisable](#)

4.0.19.2.2 struct [i2c_slave_config_t](#)

This structure holds configuration settings for the I2C slave peripheral. To initialize this structure to reasonable defaults, call the [I2C_SlaveGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

Data Fields

- [i2c_slave_address_t](#) [address0](#)
Slave's 7-bit address and disable.

- `i2c_slave_address_t address1`
Alternate slave 7-bit address and disable.
- `i2c_slave_address_t address2`
Alternate slave 7-bit address and disable.
- `i2c_slave_address_t address3`
Alternate slave 7-bit address and disable.
- `i2c_slave_address_qual_mode_t qualMode`
Qualify mode for slave address 0.
- `uint8_t qualAddress`
Slave address qualifier for address 0.
- `i2c_slave_bus_speed_t busSpeed`
Slave bus speed mode.
- `bool enableSlave`
Enable slave mode.

4.0.19.2.2.1 Field Documentation

4.0.19.2.2.1.1 `i2c_slave_address_t i2c_slave_config_t::address0`

4.0.19.2.2.1.2 `i2c_slave_address_t i2c_slave_config_t::address1`

4.0.19.2.2.1.3 `i2c_slave_address_t i2c_slave_config_t::address2`

4.0.19.2.2.1.4 `i2c_slave_address_t i2c_slave_config_t::address3`

4.0.19.2.2.1.5 `i2c_slave_address_qual_mode_t i2c_slave_config_t::qualMode`

4.0.19.2.2.1.6 `uint8_t i2c_slave_config_t::qualAddress`

4.0.19.2.2.1.7 `i2c_slave_bus_speed_t i2c_slave_config_t::busSpeed`

If the slave function stretches SCL to allow for software response, it must provide sufficient data setup time to the master before releasing the stretched clock. This is accomplished by inserting one clock time of CLKDIV at that point. The `busSpeed` value is used to configure CLKDIV such that one clock time is greater than the tSU;DAT value noted in the I2C bus specification for the I2C mode that is being used. If the `busSpeed` mode is unknown at compile time, use the longest data setup time `kI2C_SlaveStandardMode` (250 ns)

4.0.19.2.2.1.8 `bool i2c_slave_config_t::enableSlave`

4.0.19.2.3 `struct i2c_slave_transfer_t`

Data Fields

- `i2c_slave_handle_t * handle`
Pointer to handle that contains this transfer.
- `i2c_slave_transfer_event_t event`
Reason the callback is being invoked.
- `uint8_t receivedAddress`
Matching address send by master.

- `uint32_t eventMask`
Mask of enabled events.
- `uint8_t * rxData`
Transfer buffer for receive data.
- `const uint8_t * txData`
Transfer buffer for transmit data.
- `size_t txSize`
Transfer size.
- `size_t rxSize`
Transfer size.
- `size_t transferredCount`
Number of bytes transferred during this transfer.
- `status_t completionStatus`
Success or error code describing how the transfer completed.

4.0.19.2.3.1 Field Documentation

4.0.19.2.3.1.1 `i2c_slave_handle_t* i2c_slave_transfer_t::handle`

4.0.19.2.3.1.2 `i2c_slave_transfer_event_t i2c_slave_transfer_t::event`

4.0.19.2.3.1.3 `uint8_t i2c_slave_transfer_t::receivedAddress`

7-bits plus R/nW bit0

4.0.19.2.3.1.4 `uint32_t i2c_slave_transfer_t::eventMask`

4.0.19.2.3.1.5 `size_t i2c_slave_transfer_t::transferredCount`

4.0.19.2.3.1.6 `status_t i2c_slave_transfer_t::completionStatus`

Only applies for [kI2C_SlaveCompletionEvent](#).

4.0.19.2.4 `struct_i2c_slave_handle`

I2C slave handle typedef.

Note

The contents of this structure are private and subject to change.

Data Fields

- volatile [i2c_slave_transfer_t transfer](#)
I2C slave transfer.
- volatile bool [isBusy](#)
Whether transfer is busy.
- volatile [i2c_slave_fsm_t slaveFsm](#)
slave transfer state machine.

- [i2c_slave_transfer_callback_t](#) callback
Callback function called at transfer event.
- void * [userData](#)
Callback parameter passed to callback.

4.0.19.2.4.1 Field Documentation

4.0.19.2.4.1.1 volatile i2c_slave_transfer_t i2c_slave_handle_t::transfer

4.0.19.2.4.1.2 volatile bool i2c_slave_handle_t::isBusy

4.0.19.2.4.1.3 volatile i2c_slave_fsm_t i2c_slave_handle_t::slaveFsm

4.0.19.2.4.1.4 i2c_slave_transfer_callback_t i2c_slave_handle_t::callback

4.0.19.2.4.1.5 void* i2c_slave_handle_t::userData

4.0.19.3 Typedef Documentation

4.0.19.3.1 typedef void(* i2c_slave_transfer_callback_t)(I2C_Type *base, volatile i2c_slave_transfer_t *transfer, void *userData)

This callback is used only for the slave non-blocking transfer API. To install a callback, use the I2C_SlaveSetCallback() function after you have created a handle.

Parameters

<i>base</i>	Base address for the I2C instance on which the event occurred.
<i>transfer</i>	Pointer to transfer descriptor containing values passed to and/or from the callback.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

4.0.19.3.2 typedef void(* flexcomm_i2c_master_irq_handler_t)(I2C_Type *base, i2c_master_handle_t *handle)

4.0.19.3.3 typedef void(* flexcomm_i2c_slave_irq_handler_t)(I2C_Type *base, i2c_slave_handle_t *handle)

4.0.19.4 Enumeration Type Documentation

4.0.19.4.1 enum _i2c_slave_flags

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

kI2C_SlavePendingFlag The I2C module is waiting for software interaction.

kI2C_SlaveNotStretching Indicates whether the slave is currently stretching clock (0 = yes, 1 = no).

kI2C_SlaveSelected Indicates whether the slave is selected by an address match.

kI2C_SlaveDeselected Indicates that slave was previously deselected (deselect event took place, w1c).

4.0.19.4.2 enum i2c_slave_address_register_t

Enumerator

kI2C_SlaveAddressRegister0 Slave Address 0 register.

kI2C_SlaveAddressRegister1 Slave Address 1 register.

kI2C_SlaveAddressRegister2 Slave Address 2 register.

kI2C_SlaveAddressRegister3 Slave Address 3 register.

4.0.19.4.3 enum i2c_slave_address_qual_mode_t

Enumerator

kI2C_QualModeMask The SLVQUAL0 field (qualAddress) is used as a logical mask for matching address0.

kI2C_QualModeExtend The SLVQUAL0 (qualAddress) field is used to extend address 0 matching in a range of addresses.

4.0.19.4.4 enum i2c_slave_bus_speed_t

4.0.19.4.5 enum i2c_slave_transfer_event_t

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [I2C_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

kI2C_SlaveAddressMatchEvent Received the slave address after a start or repeated start.

kI2C_SlaveTransmitEvent Callback is requested to provide data to transmit (slave-transmitter role).

kI2C_SlaveReceiveEvent Callback is requested to provide a buffer in which to place received data (slave-receiver role).

kI2C_SlaveCompletionEvent All data in the active transfer have been consumed.

kI2C_SlaveDeselectedEvent The slave function has become deselected (SLVSEL flag changing from 1 to 0).

kI2C_SlaveAllEvents Bit mask of all available events.

4.0.19.5 Function Documentation

4.0.19.5.1 void I2C_SlaveGetDefaultConfig (i2c_slave_config_t * *slaveConfig*)

This function provides the following default configuration for the I2C slave peripheral:

```
* slaveConfig->enableSlave = true;
* slaveConfig->address0.disable = false;
* slaveConfig->address0.address = 0u;
* slaveConfig->address1.disable = true;
* slaveConfig->address2.disable = true;
* slaveConfig->address3.disable = true;
* slaveConfig->busSpeed = kI2C_SlaveStandardMode;
*
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with [I2C_SlaveInit\(\)](#). Be sure to override at least the *address0.address* member of the configuration structure with the desired slave address.

Parameters

out	<i>slaveConfig</i>	User provided configuration structure that is set to default values. Refer to i2c_slave_config_t .
-----	--------------------	--

4.0.19.5.2 status_t I2C_SlaveInit (I2C_Type * *base*, const i2c_slave_config_t * *slaveConfig*, uint32_t *srcClock_Hz*)

This function enables the peripheral clock and initializes the I2C slave peripheral as described by the user provided configuration.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>slaveConfig</i>	User provided peripheral configuration. Use I2C_SlaveGetDefaultConfig() to get a set of defaults that you can override.
<i>srcClock_Hz</i>	Frequency in Hertz of the I2C functional clock. Used to calculate CLKDIV value to provide enough data setup time for master when slave stretches the clock.

4.0.19.5.3 void I2C_SlaveSetAddress (I2C_Type * *base*, i2c_slave_address_register_t *addressRegister*, uint8_t *address*, bool *addressDisable*)

This function writes new value to Slave Address register.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>address-Register</i>	The module supports multiple address registers. The parameter determines which one shall be changed.
<i>address</i>	The slave address to be stored to the address register for matching.
<i>addressDisable</i>	Disable matching of the specified address register.

4.0.19.5.4 void I2C_SlaveDeinit (I2C_Type * *base*)

This function disables the I2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

4.0.19.5.5 static void I2C_SlaveEnable (I2C_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	The I2C peripheral base address.
-------------	----------------------------------

<i>enable</i>	True to enable or false to disable.
---------------	-------------------------------------

4.0.19.5.6 static void I2C_SlaveClearStatusFlags (I2C_Type * *base*, uint32_t *statusMask*) [inline], [static]

The following status register flags can be cleared:

- slave deselected flag

Attempts to clear other flags has no effect.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of _i2c_slave_flags enumerators OR'd together. You may pass the result of a previous call to I2C_SlaveGetStatusFlags().

See Also

[_i2c_slave_flags](#).

4.0.19.5.7 status_t I2C_SlaveWriteBlocking (I2C_Type * *base*, const uint8_t * *txBuff*, size_t *txSize*)

The function executes blocking address phase and blocking data phase.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.

Returns

kStatus_Success Data has been sent.

kStatus_Fail Unexpected slave state (master data write while master read from slave is expected).

4.0.19.5.8 status_t I2C_SlaveReadBlocking (I2C_Type * *base*, uint8_t * *rxBuff*, size_t *rxSize*)

The function executes blocking address phase and blocking data phase.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>rxBuff</i>	The pointer to the data to be transferred.
<i>rxSize</i>	The length in bytes of the data to be transferred.

Returns

kStatus_Success Data has been received.

kStatus_Fail Unexpected slave state (master data read while master write to slave is expected).

4.0.19.5.9 void I2C_SlaveTransferCreateHandle (I2C_Type * *base*, i2c_slave_handle_t * *handle*, i2c_slave_transfer_callback_t *callback*, void * *userData*)

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [I2C_SlaveTransferAbort\(\)](#) API shall be called.

Parameters

	<i>base</i>	The I2C peripheral base address.
out	<i>handle</i>	Pointer to the I2C slave driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

4.0.19.5.10 status_t I2C_SlaveTransferNonBlocking (I2C_Type * *base*, i2c_slave_handle_t * *handle*, uint32_t *eventMask*)

Call this API after calling [I2C_SlaveInit\(\)](#) and [I2C_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to [I2C_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

If no slave Tx transfer is busy, a master read from slave request invokes [kI2C_SlaveTransmitEvent](#) callback. If no slave Rx transfer is busy, a master write to slave request invokes [kI2C_SlaveReceiveEvent](#) callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c_slave_transfer_event_t](#) enumerators for the events you wish to receive. The [kI2C_SlaveTransmitEvent](#) and [kI2C_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to <code>i2c_slave_handle_t</code> structure which stores the transfer state.
<i>eventMask</i>	Bit mask formed by OR'ing together <code>i2c_slave_transfer_event_t</code> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <code>kI2C_SlaveAllEvents</code> to enable all events.

Return values

<i>kStatus_Success</i>	Slave transfers were successfully started.
<i>kStatus_I2C_Busy</i>	Slave transfers have already been started on this handle.

4.0.19.5.11 `status_t I2C_SlaveSetSendBuffer (I2C_Type * base, volatile i2c_slave_transfer_t * transfer, const void * txData, size_t txSize, uint32_t eventMask)`

The function can be called in response to `kI2C_SlaveTransmitEvent` callback to start a new slave Tx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of `i2c_slave_transfer_event_t` enumerators for the events you wish to receive. The `kI2C_SlaveTransmitEvent` and `kI2C_SlaveReceiveEvent` events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the `kI2C_SlaveAllEvents` constant is provided as a convenient way to enable all events.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>transfer</i>	Pointer to <code>i2c_slave_transfer_t</code> structure.
<i>txData</i>	Pointer to data to send to master.
<i>txSize</i>	Size of <i>txData</i> in bytes.
<i>eventMask</i>	Bit mask formed by OR'ing together <code>i2c_slave_transfer_event_t</code> enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and <code>kI2C_SlaveAllEvents</code> to enable all events.

Return values

<i>kStatus_Success</i>	Slave transfers were successfully started.
<i>kStatus_I2C_Busy</i>	Slave transfers have already been started on this handle.

4.0.19.5.12 **status_t I2C_SlaveSetReceiveBuffer (I2C_Type * *base*, volatile i2c_slave_transfer_t * *transfer*, void * *rxData*, size_t *rxSize*, uint32_t *eventMask*)**

The function can be called in response to [kI2C_SlaveReceiveEvent](#) callback to start a new slave Rx transfer from within the transfer callback.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [i2c_slave_transfer_event_t](#) enumerators for the events you wish to receive. The [kI2C_SlaveTransmitEvent](#) and [kI2C_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kI2C_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>transfer</i>	Pointer to i2c_slave_transfer_t structure.
<i>rxData</i>	Pointer to data to store data from master.
<i>rxSize</i>	Size of <i>rxData</i> in bytes.
<i>eventMask</i>	Bit mask formed by OR'ing together i2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kI2C_SlaveAllEvents to enable all events.

Return values

<i>kStatus_Success</i>	Slave transfers were successfully started.
<i>kStatus_I2C_Busy</i>	Slave transfers have already been started on this handle.

4.0.19.5.13 **static uint32_t I2C_SlaveGetReceivedAddress (I2C_Type * *base*, volatile i2c_slave_transfer_t * *transfer*) [inline], [static]**

This function should only be called from the address match event callback [kI2C_SlaveAddressMatchEvent](#).

Parameters

<i>base</i>	The I2C peripheral base address.
<i>transfer</i>	The I2C slave transfer.

Returns

The 8-bit address matched by the I2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

4.0.19.5.14 void I2C_SlaveTransferAbort (I2C_Type * *base*, i2c_slave_handle_t * *handle*)

Note

This API could be called at any time to stop slave for handling the bus events.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to i2c_slave_handle_t structure which stores the transfer state.

Return values

<i>kStatus_Success</i>	
<i>kStatus_I2C_Idle</i>	

4.0.19.5.15 status_t I2C_SlaveTransferGetCount (I2C_Type * *base*, i2c_slave_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	I2C base pointer.
<i>handle</i>	pointer to i2c_slave_handle_t structure.
<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_InvalidArgument</i>	count is Invalid.
<i>kStatus_Success</i>	Successfully return the count.

4.0.19.5.16 void I2C_SlaveTransferHandleIRQ (I2C_Type * *base*, i2c_slave_handle_t * *handle*)

Note

This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

Parameters

<i>base</i>	The I2C peripheral base address.
<i>handle</i>	Pointer to i2c_slave_handle_t structure which stores the transfer state.

4.0.20 I2C DMA Driver

4.0.20.1 Overview

Data Structures

- struct [i2c_master_dma_handle_t](#)
I2C master dma transfer structure. [More...](#)

Macros

- #define [I2C_MAX_DMA_TRANSFER_COUNT](#) 1024
Maximum length of single DMA transfer (determined by capability of the DMA engine)

Typedefs

- typedef void(* [i2c_master_dma_transfer_callback_t](#))(I2C_Type *base, i2c_master_dma_handle_t *handle, [status_t](#) status, void *userData)
I2C master dma transfer callback typedef.
- typedef void(* [flexcomm_i2c_dma_master_irq_handler_t](#))(I2C_Type *base, i2c_master_dma_handle_t *handle)
Typedef for master dma handler.

Driver version

- #define [FSL_I2C_DMA_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 0, 6))
I2C DMA driver version 2.0.6.

I2C Block DMA Transfer Operation

- void [I2C_MasterTransferCreateHandleDMA](#) (I2C_Type *base, i2c_master_dma_handle_t *handle, [i2c_master_dma_transfer_callback_t](#) callback, void *userData, [dma_handle_t](#) *dmaHandle)
Init the I2C handle which is used in transactional functions.
- [status_t](#) [I2C_MasterTransferDMA](#) (I2C_Type *base, i2c_master_dma_handle_t *handle, i2c_master_transfer_t *xfer)
Performs a master dma non-blocking transfer on the I2C bus.
- [status_t](#) [I2C_MasterTransferGetCountDMA](#) (I2C_Type *base, i2c_master_dma_handle_t *handle, size_t *count)
Get master transfer status during a dma non-blocking transfer.
- void [I2C_MasterTransferAbortDMA](#) (I2C_Type *base, i2c_master_dma_handle_t *handle)
Abort a master dma non-blocking transfer in a early time.

4.0.20.2 Data Structure Documentation

4.0.20.2.1 struct_i2c_master_dma_handle

I2C master dma handle typedef.

Data Fields

- uint8_t [state](#)
Transfer state machine current state.
- uint32_t [transferCount](#)
Indicates progress of the transfer.
- uint32_t [remainingBytesDMA](#)
Remaining byte count to be transferred using DMA.
- uint8_t * [buf](#)
Buffer pointer for current state.
- [dma_handle_t](#) * [dmaHandle](#)
The DMA handler used.
- i2c_master_transfer_t [transfer](#)
Copy of the current transfer info.
- [i2c_master_dma_transfer_callback_t](#) [completionCallback](#)
Callback function called after dma transfer finished.
- void * [userData](#)
Callback parameter passed to callback function.

4.0.20.2.1.1 Field Documentation

4.0.20.2.1.1.1 `uint8_t i2c_master_dma_handle_t::state`

4.0.20.2.1.1.2 `uint32_t i2c_master_dma_handle_t::remainingBytesDMA`

4.0.20.2.1.1.3 `uint8_t* i2c_master_dma_handle_t::buf`

4.0.20.2.1.1.4 `dma_handle_t* i2c_master_dma_handle_t::dmaHandle`

4.0.20.2.1.1.5 `i2c_master_transfer_t i2c_master_dma_handle_t::transfer`

4.0.20.2.1.1.6 `i2c_master_dma_transfer_callback_t i2c_master_dma_handle_t::completion-Callback`

4.0.20.2.1.1.7 `void* i2c_master_dma_handle_t::userData`

4.0.20.3 Macro Definition Documentation

4.0.20.3.1 `#define FSL_I2C_DMA_DRIVER_VERSION (MAKE_VERSION(2, 0, 6))`

4.0.20.4 Typedef Documentation

4.0.20.4.1 `typedef void(* i2c_master_dma_transfer_callback_t)(I2C_Type *base, i2c_master_dma_handle_t *handle, status_t status, void *userData)`

4.0.20.4.2 `typedef void(* flexcomm_i2c_dma_master_irq_handler_t)(I2C_Type *base, i2c_master_dma_handle_t *handle)`

4.0.20.5 Function Documentation

4.0.20.5.1 `void I2C_MasterTransferCreateHandleDMA (I2C_Type * base, i2c_master_dma_handle_t * handle, i2c_master_dma_transfer_callback_t callback, void * userData, dma_handle_t * dmaHandle)`

Parameters

<i>base</i>	I2C peripheral base address
<i>handle</i>	pointer to i2c_master_dma_handle_t structure
<i>callback</i>	pointer to user callback function
<i>userData</i>	user param passed to the callback function
<i>dmaHandle</i>	DMA handle pointer

4.0.20.5.2 status_t I2C_MasterTransferDMA (I2C_Type * *base*, i2c_master_dma_handle_t * *handle*, i2c_master_transfer_t * *xfer*)

Parameters

<i>base</i>	I2C peripheral base address
<i>handle</i>	pointer to i2c_master_dma_handle_t structure
<i>xfer</i>	pointer to transfer structure of i2c_master_transfer_t

Return values

<i>kStatus_Success</i>	Successfully complete the data transmission.
<i>kStatus_I2C_Busy</i>	Previous transmission still not finished.
<i>kStatus_I2C_Timeout</i>	Transfer error, wait signal timeout.
<i>kStatus_I2C_Arbitration-Lost</i>	Transfer error, arbitration lost.
<i>kStatus_I2C_Nak</i>	Transfer error, receive Nak during transfer.

4.0.20.5.3 status_t I2C_MasterTransferGetCountDMA (I2C_Type * *base*, i2c_master_dma_handle_t * *handle*, size_t * *count*)

Parameters

<i>base</i>	I2C peripheral base address
<i>handle</i>	pointer to i2c_master_dma_handle_t structure

<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.
--------------	---

4.0.20.5.4 void I2C_MasterTransferAbortDMA (I2C_Type * *base*, i2c_master_dma_handle_t * *handle*)

Parameters

<i>base</i>	I2C peripheral base address
<i>handle</i>	pointer to i2c_master_dma_handle_t structure

4.0.21 I2C FreeRTOS Driver

4.0.21.1 Overview

Data Structures

- struct [i2c_rtos_handle_t](#)
I2C FreeRTOS handle. [More...](#)

Driver version

- #define [FSL_I2C_FREERTOS_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 0, 6))
I2C FreeRTOS driver version 2.0.6.

I2C RTOS Operation

- [status_t I2C_RTOS_Init](#) ([i2c_rtos_handle_t](#) *handle, [I2C_Type](#) *base, const [i2c_master_config_t](#) *masterConfig, [uint32_t](#) srcClock_Hz)
Initializes I2C.
- [status_t I2C_RTOS_Deinit](#) ([i2c_rtos_handle_t](#) *handle)
Deinitializes the I2C.
- [status_t I2C_RTOS_Transfer](#) ([i2c_rtos_handle_t](#) *handle, [i2c_master_transfer_t](#) *transfer)
Performs I2C transfer.

4.0.21.2 Data Structure Documentation

4.0.21.2.1 struct i2c_rtos_handle_t

Data Fields

- [I2C_Type](#) * [base](#)
I2C base address.
- [i2c_master_handle_t](#) [drv_handle](#)
A handle of the underlying driver, treated as opaque by the RTOS layer.
- [status_t](#) [async_status](#)
Transactional state of the underlying driver.
- [SemaphoreHandle_t](#) [mutex](#)
A mutex to lock the handle during a transfer.
- [SemaphoreHandle_t](#) [semaphore](#)
A semaphore to notify and unblock task when the transfer ends.

4.0.21.3 Macro Definition Documentation

4.0.21.3.1 **#define FSL_I2C_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 0, 6))**

4.0.21.4 Function Documentation

4.0.21.4.1 **status_t I2C_RTOS_Init (i2c_rtos_handle_t * *handle*, I2C_Type * *base*, const i2c_master_config_t * *masterConfig*, uint32_t *srcClock_Hz*)**

This function initializes the I2C module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS I2C handle, the pointer to an allocated space for RTOS context.
<i>base</i>	The pointer base address of the I2C instance to initialize.
<i>masterConfig</i>	Configuration structure to set-up I2C in master mode.
<i>srcClock_Hz</i>	Frequency of input clock of the I2C module.

Returns

status of the operation.

4.0.21.4.2 **status_t I2C_RTOS_Deinit (i2c_rtos_handle_t * *handle*)**

This function deinitializes the I2C module and the related RTOS context.

Parameters

<i>handle</i>	The RTOS I2C handle.
---------------	----------------------

4.0.21.4.3 **status_t I2C_RTOS_Transfer (i2c_rtos_handle_t * *handle*, i2c_master_transfer_t * *transfer*)**

This function performs an I2C transfer according to data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS I2C handle.
<i>transfer</i>	Structure specifying the transfer parameters.

Returns

status of the operation.

4.0.22 I2S: I2S Driver

4.0.22.1 Overview

The MCUXpresso SDK provides the peripheral driver for the I2S function of FLEXCOMM module of MCUXpresso SDK devices.

The I2S module is used to transmit or receive digital audio data. Only transmit or receive is enabled at one time in one module.

Driver currently supports one (primary) channel pair per one I2S enabled FLEXCOMM module only.

4.0.22.2 I2S Driver Initialization and Configuration

[I2S_TxInit\(\)](#) and [I2S_RxInit\(\)](#) functions ungate the clock for the FLEXCOMM module, assign I2S function to FLEXCOMM module and configure audio data format and other I2S operational settings. [I2S_TxInit\(\)](#) is used when I2S should transmit data, [I2S_RxInit\(\)](#) when it should receive data.

[I2S_TxGetDefaultConfig\(\)](#) and [I2S_RxGetDefaultConfig\(\)](#) functions can be used to set the module configuration structure with default values for transmit and receive function, respectively.

[I2S_Deinit\(\)](#) function resets the FLEXCOMM module.

[I2S_TxTransferCreateHandle\(\)](#) function creates transactional handle for transmit in interrupt mode.

[I2S_RxTransferCreateHandle\(\)](#) function creates transactional handle for receive in interrupt mode.

[I2S_TxTransferCreateHandleDMA\(\)](#) function creates transactional handle for transmit in DMA mode.

[I2S_RxTransferCreateHandleDMA\(\)](#) function creates transactional handle for receive in DMA mode.

4.0.22.3 I2S Transmit Data

[I2S_TxTransferNonBlocking\(\)](#) function is used to add data buffer to transmit in interrupt mode. It also begins transmission if not transmitting yet.

[I2S_RxTransferNonBlocking\(\)](#) function is used to add data buffer to receive data into in interrupt mode. It also begins reception if not receiving yet.

[I2S_TxTransferSendDMA\(\)](#) function is used to add data buffer to transmit in DMA mode. It also begins transmission if not transmitting yet.

[I2S_RxTransferReceiveDMA\(\)](#) function is used to add data buffer to receive data into in DMA mode. It also begins reception if not receiving yet.

The transfer of data will be stopped automatically when all data buffers queued using the above functions will be processed and no new data buffer is enqueued meanwhile. If the above functions are not called frequently enough, I2S stop followed by restart may keep occurring resulting in drops audio stream.

4.0.22.4 I2S Interrupt related functions

[I2S_EnableInterrupts\(\)](#) function is used to enable interrupts in FIFO interrupt register. Regular use cases do not require this function to be called from application code.

[I2S_DisableInterrupts\(\)](#) function is used to disable interrupts in FIFO interrupt register. Regular use cases do not require this function to be called from application code.

[I2S_GetEnabledInterrupts\(\)](#) function returns interrupts enabled in FIFO interrupt register. Regular use cases do not require this function to be called from application code.

[I2S_TxHandleIRQ\(\)](#) and [I2S_RxHandleIRQ\(\)](#) functions are called from ISR which is invoked when actual FIFO level decreases to configured watermark value.

[I2S_DMACallback\(\)](#) function is called from ISR which is invoked when DMA transfer (actual descriptor) finishes.

4.0.22.5 I2S Other functions

[I2S_Enable\(\)](#) function enables I2S function in FLEXCOMM module. Regular use cases do not require this function to be called from application code.

[I2S_Disable\(\)](#) function disables I2S function in FLEXCOMM module. Regular use cases do not require this function to be called from application code.

[I2S_TransferGetErrorCount\(\)](#) function returns the number of FIFO underruns or overruns in interrupt mode.

[I2S_TransferGetCount\(\)](#) function returns the number of bytes transferred in interrupt mode.

[I2S_TxTransferAbort\(\)](#) function aborts transmit operation in interrupt mode.

[I2S_RxTransferAbort\(\)](#) function aborts receive operation in interrupt mode.

[I2S_TransferAbortDMA\(\)](#) function aborts transmit or receive operation in DMA mode.

4.0.22.6 I2S Data formats

4.0.22.6.1 DMA mode

Length of buffer for transmit or receive has to be multiply of 4 bytes. Buffer address has to be aligned to 4-bytes. Data are put into or taken from FIFO unaltered in DMA mode so buffer has to be prepared according to following information. If oneChannel is enabled, then the buffer should contain valid data only, that is to say, audio data should be put continuously in the buffer Take 8 bit data as example:

LSB

L07

L06

L05



L04

L03

L02

L01

L00

L07

L06

L05

L04

L03

L02

L01

L00

L07

L06

L05

L04

L03

L02

L01

L00

L07

L06

L05

L04

L03

L02

L01

L00

If [i2s_config_t.dataLength](#) (channel bit width) is between 4 and 16, every word in buffer should contain data for left and right channels.

[illegible]

If `i2s_config_t.dataLength` (channel bit width) is between 25 and 32 and `i2s_config_t.oneChannel` = false:

Buffer for transmit or receive has to be multiply of 8 bytes. Buffer address has to be aligned to 4-bytes.

Even words (counting from zero):

MSB																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
-----	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

Odd words (counting from zero):

MSB																																LSB
R31	R30	R29	R28	R27	R26	R25	R24	R23	R22	R21	R20	R19	R18	R17	R16	R15	R14	R13	R12	R11	R10	R9	R8	R7	R6	R5	R4	R3	R2	R1	R00	

If `i2s_config_t.dataLength` (channel bit width) is between 25 and 32 and `i2s_config_t.oneChannel` = true:

Buffer for transmit or receive has to be multiply of 4 bytes. Buffer address has to be aligned to 4-bytes.

[illegible]

4.0.22.7 I2S Driver Examples

4.0.22.7.1 Interrupt mode examples

Transmit example

```
void StartTransfer(void)
{
    i2s_config_t config;
    i2s_transfer_t transfer;
    i2s_handle_t handle;

    I2S_TxGetDefaultConfig(&config);
    config.masterSlave = kI2S_MasterSlaveNormalMaster;
    config.divider = 32; /* clock frequency/audio sample frequency/channels/channel bit depth */
    I2S_TxInit(I2S0, &config);

    I2S_TxTransferCreateHandle(I2S0, &handle, TxCallback, NULL);

    transfer.data = buffer;
    transfer.dataSize = sizeof(buffer);
    I2S_TxTransferNonBlocking(I2S0, &handle, transfer);

    /* Enqueue next buffer right away so there is no drop in audio data stream when the first buffer
       finishes */
}
```

```

    I2S_TxTransferNonBlocking(I2S0, &handle, someTransfer);
}

void TxCallback(I2S_Type *base, i2s_handle_t *handle, status_t completionStatus, void *userData)
{
    i2s_transfer_t transfer;

    if (completionStatus == kStatus_I2S_BufferComplete)
    {
        /* Enqueue next buffer */
        transfer.data = buffer;
        transfer.dataSize = sizeof(buffer);
        I2S_TxTransferNonBlocking(base, handle, transfer);
    }
}

```

Receive example

```

void StartTransfer(void)
{
    i2s_config_t config;
    i2s_transfer_t transfer;
    i2s_handle_t handle;

    I2S_RxGetDefaultConfig(&config);
    config.masterSlave = kI2S_MasterSlaveNormalMaster;
    config.divider = 32; /* clock frequency/audio sample frequency/channels/channel bit depth */
    I2S_RxInit(I2S0, &config);

    I2S_RxTransferCreateHandle(I2S0, &handle, RxCallback, NULL);

    transfer.data = buffer;
    transfer.dataSize = sizeof(buffer);
    I2S_RxTransferNonBlocking(I2S0, &handle, transfer);

    /* Enqueue next buffer right away so there is no drop in audio data stream when the first buffer
       finishes */
    I2S_RxTransferNonBlocking(I2S0, &handle, someTransfer);
}

void RxCallback(I2S_Type *base, i2s_handle_t *handle, status_t completionStatus, void *userData)
{
    i2s_transfer_t transfer;

    if (completionStatus == kStatus_I2S_BufferComplete)
    {
        /* Enqueue next buffer */
        transfer.data = buffer;
        transfer.dataSize = sizeof(buffer);
        I2S_RxTransferNonBlocking(base, handle, transfer);
    }
}

```

4.0.22.7.2 DMA mode examples

Transmit example

```

void StartTransfer(void)
{
    i2s_config_t config;
    i2s_transfer_t transfer;
    i2s_dma_handle_t handle;

```

```

I2S_TxGetDefaultConfig(&config);
config.masterSlave = kI2S_MasterSlaveNormalMaster;
config.divider = 32; /* clock frequency/audio sample frequency/channels/channel bit depth */
I2S_TxInit(I2S0, &config);

I2S_TxTransferCreateHandleDMA(I2S0, &handle, TxCallback, NULL);

transfer.data = buffer;
transfer.dataSize = sizeof(buffer);
I2S_TxTransferNonBlockingDMA(I2S0, &handle, transfer);

/* Enqueue next buffer right away so there is no drop in audio data stream when the first buffer
   finishes */
I2S_TxTransferNonBlockingDMA(I2S0, &handle, someTransfer);
}

void TxCallback(I2S_Type *base, i2s_dma_handle_t *handle, status_t completionStatus, void *userData)
{
    i2s_transfer_t transfer;

    if (completionStatus == kStatus_I2S_BufferComplete)
    {
        /* Enqueue next buffer */
        transfer.data = buffer;
        transfer.dataSize = sizeof(buffer);
        I2S_TxTransferNonBlockingDMA(base, handle, transfer);
    }
}

```

Receive example

```

void StartTransfer(void)
{
    i2s_config_t config;
    i2s_transfer_t transfer;
    i2s_dma_handle_t handle;

    I2S_RxGetDefaultConfig(&config);
    config.masterSlave = kI2S_MasterSlaveNormalMaster;
    config.divider = 32; /* clock frequency/audio sample frequency/channels/channel bit depth */
    I2S_RxInit(I2S0, &config);

    I2S_RxTransferCreateHandleDMA(I2S0, &handle, RxCallback, NULL);

    transfer.data = buffer;
    transfer.dataSize = sizeof(buffer);
    I2S_RxTransferNonBlockingDMA(I2S0, &handle, transfer);

    /* Enqueue next buffer right away so there is no drop in audio data stream when the first buffer
       finishes */
    I2S_RxTransferNonBlockingDMA(I2S0, &handle, someTransfer);
}

void RxCallback(I2S_Type *base, i2s_dma_handle_t *handle, status_t completionStatus, void *userData)
{
    i2s_transfer_t transfer;

    if (completionStatus == kStatus_I2S_BufferComplete)
    {
        /* Enqueue next buffer */
        transfer.data = buffer;
        transfer.dataSize = sizeof(buffer);
        I2S_RxTransferNonBlockingDMA(base, handle, transfer);
    }
}

```




```
}  
}
```

Modules

- [I2S DMA Driver](#)
- [I2S Driver](#)

4.0.23 I2S Driver

4.0.23.1 Overview

Files

- file [fsl_i2s.h](#)

Data Structures

- struct [i2s_config_t](#)
I2S configuration structure. [More...](#)
- struct [i2s_transfer_t](#)
Buffer to transfer from or receive audio data into. [More...](#)
- struct [i2s_handle_t](#)
Members not to be accessed / modified outside of the driver. [More...](#)

Macros

- #define [I2S_NUM_BUFFERS](#) (4U)
Number of buffers .

Typedefs

- typedef void(* [i2s_transfer_callback_t](#))(I2S_Type *base, [i2s_handle_t](#) *handle, [status_t](#) completionStatus, void *userData)
Callback function invoked from transactional API on completion of a single buffer transfer.

Enumerations

- enum {
 [kStatus_I2S_BufferComplete](#),
 [kStatus_I2S_Done](#) = MAKE_STATUS(kStatusGroup_I2S, 1),
 [kStatus_I2S_Busy](#) }
_i2s_status I2S status codes.
- enum [i2s_flags_t](#) {
 [kI2S_TxErrorFlag](#) = I2S_FIFOINTENSET_TXERR_MASK,
 [kI2S_TxLevelFlag](#) = I2S_FIFOINTENSET_TXLVL_MASK,
 [kI2S_RxErrorFlag](#) = I2S_FIFOINTENSET_RXERR_MASK,
 [kI2S_RxLevelFlag](#) = I2S_FIFOINTENSET_RXLVL_MASK }
I2S flags.
- enum [i2s_master_slave_t](#) {
 [kI2S_MasterSlaveNormalSlave](#) = 0x0,
 [kI2S_MasterSlaveWsSyncMaster](#) = 0x1,
 [kI2S_MasterSlaveExtSckMaster](#) = 0x2,

`kI2S_MasterSlaveNormalMaster = 0x3 }`

Master / slave mode.

- enum `i2s_mode_t` {
 `kI2S_ModeI2sClassic` = 0x0,
 `kI2S_ModeDspWs50` = 0x1,
 `kI2S_ModeDspWsShort` = 0x2,
 `kI2S_ModeDspWsLong` = 0x3 }

I2S mode.

- enum {
 `kI2S_SecondaryChannel1` = 0U,
 `kI2S_SecondaryChannel2` = 1U,
 `kI2S_SecondaryChannel3` = 2U }

_i2s_secondary_channel I2S secondary channel.

Driver version

- #define `FSL_I2S_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 0)`)
I2S driver version 2.2.0.

Initialization and deinitialization

- void `I2S_TxInit` (`I2S_Type` *base, const `i2s_config_t` *config)
Initializes the FLEXCOMM peripheral for I2S transmit functionality.
- void `I2S_RxInit` (`I2S_Type` *base, const `i2s_config_t` *config)
Initializes the FLEXCOMM peripheral for I2S receive functionality.
- void `I2S_TxGetDefaultConfig` (`i2s_config_t` *config)
Sets the I2S Tx configuration structure to default values.
- void `I2S_RxGetDefaultConfig` (`i2s_config_t` *config)
Sets the I2S Rx configuration structure to default values.
- void `I2S_Deinit` (`I2S_Type` *base)
De-initializes the I2S peripheral.
- void `I2S_SetBitClockRate` (`I2S_Type` *base, uint32_t sourceClockHz, uint32_t sampleRate, uint32_t bitWidth, uint32_t channelNumbers)
Transmitter/Receiver bit clock rate configurations.

Non-blocking API

- void `I2S_TxTransferCreateHandle` (`I2S_Type` *base, `i2s_handle_t` *handle, `i2s_transfer_callback_t` callback, void *userData)
Initializes handle for transfer of audio data.
- `status_t` `I2S_TxTransferNonBlocking` (`I2S_Type` *base, `i2s_handle_t` *handle, `i2s_transfer_t` transfer)
Begins or queue sending of the given data.
- void `I2S_TxTransferAbort` (`I2S_Type` *base, `i2s_handle_t` *handle)
Aborts sending of data.
- void `I2S_RxTransferCreateHandle` (`I2S_Type` *base, `i2s_handle_t` *handle, `i2s_transfer_callback_t` callback, void *userData)

- *Initializes handle for reception of audio data.*
- [status_t I2S_RxTransferNonBlocking](#) (I2S_Type *base, i2s_handle_t *handle, [i2s_transfer_t](#) transfer)
- *Begins or queue reception of data into given buffer.*
- [void I2S_RxTransferAbort](#) (I2S_Type *base, i2s_handle_t *handle)
- *Aborts receiving of data.*
- [status_t I2S_TransferGetCount](#) (I2S_Type *base, i2s_handle_t *handle, size_t *count)
- *Returns number of bytes transferred so far.*
- [status_t I2S_TransferGetErrorCount](#) (I2S_Type *base, i2s_handle_t *handle, size_t *count)
- *Returns number of buffer underruns or overruns.*

Enable / disable

- [static void I2S_Enable](#) (I2S_Type *base)
Enables I2S operation.
- [static void I2S_Disable](#) (I2S_Type *base)
Disables I2S operation.

Interrupts

- [static void I2S_EnableInterrupts](#) (I2S_Type *base, uint32_t interruptMask)
Enables I2S FIFO interrupts.
- [static void I2S_DisableInterrupts](#) (I2S_Type *base, uint32_t interruptMask)
Disables I2S FIFO interrupts.
- [static uint32_t I2S_GetEnabledInterrupts](#) (I2S_Type *base)
Returns the set of currently enabled I2S FIFO interrupts.
- [void I2S_TxHandleIRQ](#) (I2S_Type *base, i2s_handle_t *handle)
Invoked from interrupt handler when transmit FIFO level decreases.
- [void I2S_RxHandleIRQ](#) (I2S_Type *base, i2s_handle_t *handle)
Invoked from interrupt handler when receive FIFO level decreases.

4.0.23.2 Data Structure Documentation

4.0.23.2.1 struct i2s_config_t

Data Fields

- [i2s_master_slave_t masterSlave](#)
Master / slave configuration.
- [i2s_mode_t mode](#)
I2S mode.
- [bool rightLow](#)
Right channel data in low portion of FIFO.
- [bool leftJust](#)
Left justify data in FIFO.
- [bool sckPol](#)
SCK polarity.
- [bool wsPol](#)

- *WS polarity.*
- uint16_t [divider](#)
Flexcomm function clock divider (1 - 4096)
- bool [oneChannel](#)
true mono, false stereo
- uint8_t [dataLength](#)
Data length (4 - 32)
- uint16_t [frameLength](#)
Frame width (4 - 512)
- uint16_t [position](#)
Data position in the frame.
- uint8_t [watermark](#)
FIFO trigger level.
- bool [txEmptyZero](#)
Transmit zero when buffer becomes empty or last item.
- bool [pack48](#)
Packing format for 48-bit data (false - 24 bit values, true - alternating 32-bit and 16-bit values)

4.0.23.2.2 struct i2s_transfer_t

Data Fields

- uint8_t * [data](#)
Pointer to data buffer.
- size_t [dataSize](#)
Buffer size in bytes.

4.0.23.2.2.1 Field Documentation

4.0.23.2.2.1.1 uint8_t* i2s_transfer_t::data

4.0.23.2.2.1.2 size_t i2s_transfer_t::dataSize

4.0.23.2.3 struct _i2s_handle

Transactional state of the initialized transfer or receive I2S operation.

Data Fields

- uint32_t [state](#)
State of transfer.
- [i2s_transfer_callback_t](#) [completionCallback](#)
Callback function pointer.
- void * [userData](#)
Application data passed to callback.
- bool [oneChannel](#)
true mono, false stereo
- uint8_t [dataLength](#)
Data length (4 - 32)

- bool [pack48](#)
Packing format for 48-bit data (false - 24 bit values, true - alternating 32-bit and 16-bit values)
- uint8_t [watermark](#)
FIFO trigger level.
- bool [useFifo48H](#)
When dataLength 17-24: true use FIFOWR48H, false use FIFOWR.
- volatile [i2s_transfer_t i2sQueue](#) [[I2S_NUM_BUFFERS](#)]
Transfer queue storing transfer buffers.
- volatile uint8_t [queueUser](#)
Queue index where user's next transfer will be stored.
- volatile uint8_t [queueDriver](#)
Queue index of buffer actually used by the driver.
- volatile uint32_t [errorCount](#)
Number of buffer underruns/overruns.
- volatile uint32_t [transferCount](#)
Number of bytes transferred.

4.0.23.3 Macro Definition Documentation

4.0.23.3.1 **#define FSL_I2S_DRIVER_VERSION (MAKE_VERSION(2, 2, 0))**

4.0.23.3.2 **#define I2S_NUM_BUFFERS (4U)**

4.0.23.4 Typedef Documentation

4.0.23.4.1 **typedef void(* i2s_transfer_callback_t)(I2S_Type *base, i2s_handle_t *handle, status_t completionStatus, void *userData)**

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to I2S transaction.
<i>completion-Status</i>	status of the transaction.
<i>userData</i>	optional pointer to user arguments data.

4.0.23.5 Enumeration Type Documentation

4.0.23.5.1 anonymous enum

Enumerator

- kStatus_I2S_BufferComplete*** Transfer from/into a single buffer has completed.
- kStatus_I2S_Done*** All buffers transfers have completed.
- kStatus_I2S_Busy*** Already performing a transfer and cannot queue another buffer.

4.0.23.5.2 enum i2s_flags_t

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

kI2S_TxErrorFlag TX error interrupt.
kI2S_TxLevelFlag TX level interrupt.
kI2S_RxErrorFlag RX error interrupt.
kI2S_RxLevelFlag RX level interrupt.

4.0.23.5.3 enum i2s_master_slave_t

Enumerator

kI2S_MasterSlaveNormalSlave Normal slave.
kI2S_MasterSlaveWsSyncMaster WS synchronized master.
kI2S_MasterSlaveExtSckMaster Master using existing SCK.
kI2S_MasterSlaveNormalMaster Normal master.

4.0.23.5.4 enum i2s_mode_t

Enumerator

kI2S_ModeI2sClassic I2S classic mode.
kI2S_ModeDspWs50 DSP mode, WS having 50% duty cycle.
kI2S_ModeDspWsShort DSP mode, WS having one clock long pulse.
kI2S_ModeDspWsLong DSP mode, WS having one data slot long pulse.

4.0.23.5.5 anonymous enum

Enumerator

kI2S_SecondaryChannel1 secondary channel 1
kI2S_SecondaryChannel2 secondary channel 2
kI2S_SecondaryChannel3 secondary channel 3

4.0.23.6 Function Documentation

4.0.23.6.1 void I2S_TxInit (I2S_Type * *base*, const i2s_config_t * *config*)

Un-gates the FLEXCOMM clock and configures the module for I2S transmission using a configuration structure. The configuration structure can be custom filled or set with default values by [I2S_TxGetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the I2S driver.

Parameters

<i>base</i>	I2S base pointer.
<i>config</i>	pointer to I2S configuration structure.

4.0.23.6.2 void I2S_RxInit (I2S_Type * *base*, const i2s_config_t * *config*)

Un-gates the FLEXCOMM clock and configures the module for I2S receive using a configuration structure. The configuration structure can be custom filled or set with default values by [I2S_RxGetDefaultConfig\(\)](#).

Note

This API should be called at the beginning of the application to use the I2S driver.

Parameters

<i>base</i>	I2S base pointer.
<i>config</i>	pointer to I2S configuration structure.

4.0.23.6.3 void I2S_TxGetDefaultConfig (i2s_config_t * *config*)

This API initializes the configuration structure for use in [I2S_TxInit\(\)](#). The initialized structure can remain unchanged in [I2S_TxInit\(\)](#), or it can be modified before calling [I2S_TxInit\(\)](#). Example:

```
i2s_config_t config;  
I2S_TxGetDefaultConfig(&config);
```

Default values:

```
* config->masterSlave = kI2S_MasterSlaveNormalMaster;  
* config->mode = kI2S_ModeI2sClassic;  
* config->rightLow = false;  
* config->leftJust = false;  
* config->pdmData = false;  
* config->sckPol = false;  
* config->wsPol = false;  
* config->divider = 1;  
* config->oneChannel = false;  
* config->dataLength = 16;  
* config->frameLength = 32;  
* config->position = 0;  
* config->watermark = 4;  
* config->txEmptyZero = true;  
* config->pack48 = false;  
*
```


Parameters

<i>config</i>	pointer to I2S configuration structure.
---------------	---

4.0.23.6.4 void I2S_RxGetDefaultConfig (i2s_config_t * *config*)

This API initializes the configuration structure for use in [I2S_RxInit\(\)](#). The initialized structure can remain unchanged in [I2S_RxInit\(\)](#), or it can be modified before calling [I2S_RxInit\(\)](#). Example:

```
i2s_config_t config;
I2S_RxGetDefaultConfig(&config);
```

Default values:

```
* config->masterSlave = kI2S_MasterSlaveNormalSlave;
* config->mode = kI2S_ModeI2sClassic;
* config->rightLow = false;
* config->leftJust = false;
* config->pdmData = false;
* config->sckPol = false;
* config->wsPol = false;
* config->divider = 1;
* config->oneChannel = false;
* config->dataLength = 16;
* config->frameLength = 32;
* config->position = 0;
* config->watermark = 4;
* config->txEmptyZero = false;
* config->pack48 = false;
*
```

Parameters

<i>config</i>	pointer to I2S configuration structure.
---------------	---

4.0.23.6.5 void I2S_Deinit (I2S_Type * *base*)

This API gates the FLEXCOMM clock. The I2S module can't operate unless I2S_TxInit or I2S_RxInit is called to enable the clock.

Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

4.0.23.6.6 void I2S_SetBitClockRate (I2S_Type * *base*, uint32_t *sourceClockHz*, uint32_t *sampleRate*, uint32_t *bitWidth*, uint32_t *channelNumbers*)

Parameters

<i>base</i>	SAI base pointer.
<i>sourceClock-Hz,bit</i>	clock source frequency.
<i>sampleRate</i>	audio data sample rate.
<i>bitWidth,audio</i>	data bitWidth.
<i>channel-Numbers,audio</i>	channel numbers.

4.0.23.6.7 void I2S_TxTransferCreateHandle (I2S_Type * *base*, i2s_handle_t * *handle*, i2s_transfer_callback_t *callback*, void * *userData*)

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>callback</i>	function to be called back when transfer is done or fails.
<i>userData</i>	pointer to data passed to callback.

4.0.23.6.8 status_t I2S_TxTransferNonBlocking (I2S_Type * *base*, i2s_handle_t * *handle*, i2s_transfer_t *transfer*)

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>transfer</i>	data buffer.

Return values

<i>kStatus_Success</i>	
<i>kStatus_I2S_Busy</i>	if all queue slots are occupied with unsent buffers.

4.0.23.6.9 void I2S_TxTransferAbort (I2S_Type * *base*, i2s_handle_t * *handle*)

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

4.0.23.6.10 `void I2S_RxTransferCreateHandle (I2S_Type * base, i2s_handle_t * handle, i2s_transfer_callback_t callback, void * userData)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>callback</i>	function to be called back when transfer is done or fails.
<i>userData</i>	pointer to data passed to callback.

4.0.23.6.11 `status_t I2S_RxTransferNonBlocking (I2S_Type * base, i2s_handle_t * handle, i2s_transfer_t transfer)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>transfer</i>	data buffer.

Return values

<i>kStatus_Success</i>	
<i>kStatus_I2S_Busy</i>	if all queue slots are occupied with buffers which are not full.

4.0.23.6.12 `void I2S_RxTransferAbort (I2S_Type * base, i2s_handle_t * handle)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

4.0.23.6.13 `status_t I2S_TransferGetCount (I2S_Type * base, i2s_handle_t * handle, size_t * count)`

Parameters

	<i>base</i>	I2S base pointer.
	<i>handle</i>	pointer to handle structure.
out	<i>count</i>	number of bytes transferred so far by the non-blocking transaction.

Return values

<i>kStatus_Success</i>	
<i>kStatus_NoTransferInProgress</i>	there is no non-blocking transaction currently in progress.

4.0.23.6.14 `status_t I2S_TransferGetErrorCount (I2S_Type * base, i2s_handle_t * handle, size_t * count)`

Parameters

	<i>base</i>	I2S base pointer.
	<i>handle</i>	pointer to handle structure.
out	<i>count</i>	number of transmit errors encountered so far by the non-blocking transaction.

Return values

<i>kStatus_Success</i>	
<i>kStatus_NoTransferInProgress</i>	there is no non-blocking transaction currently in progress.

4.0.23.6.15 `static void I2S_Enable (I2S_Type * base) [inline], [static]`

Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

4.0.23.6.16 static void I2S_Disable (I2S_Type * *base*) [inline], [static]

Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

4.0.23.6.17 static void I2S_EnableInterrupts (I2S_Type * *base*, uint32_t *interruptMask*) [inline], [static]

Parameters

<i>base</i>	I2S base pointer.
<i>interruptMask</i>	bit mask of interrupts to enable. See i2s_flags_t for the set of constants that should be OR'd together to form the bit mask.

4.0.23.6.18 static void I2S_DisableInterrupts (I2S_Type * *base*, uint32_t *interruptMask*) [inline], [static]

Parameters

<i>base</i>	I2S base pointer.
<i>interruptMask</i>	bit mask of interrupts to enable. See i2s_flags_t for the set of constants that should be OR'd together to form the bit mask.


4.0.23.6.19 static uint32_t I2S_GetEnabledInterrupts (I2S_Type * *base*) [inline], [static]

Parameters

<i>base</i>	I2S base pointer.
-------------	-------------------

Returns

A bitmask composed of [i2s_flags_t](#) enumerators OR'd together to indicate the set of enabled interrupts.



4.0.23.6.20 void I2S_TxHandleIRQ (I2S_Type * *base*, i2s_handle_t * *handle*)

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

4.0.23.6.21 void I2S_RxHandleIRQ (I2S_Type * *base*, i2s_handle_t * *handle*)

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

4.0.24 I2S DMA Driver

4.0.24.1 Overview

Data Structures

- struct [i2s_dma_handle_t](#)
i2s dma handle [More...](#)

Typedefs

- typedef void(* [i2s_dma_transfer_callback_t](#))(I2S_Type *base, i2s_dma_handle_t *handle, [status_t](#) completionStatus, void *userData)
Callback function invoked from DMA API on completion.

Driver version

- #define [FSL_I2S_DMA_DRIVER_VERSION](#) (MAKE_VERSION(2, 1, 0))
I2S DMA driver version 2.1.0.

DMA API

- void [I2S_TxTransferCreateHandleDMA](#) (I2S_Type *base, i2s_dma_handle_t *handle, [dma_handle_t](#) *dmaHandle, [i2s_dma_transfer_callback_t](#) callback, void *userData)
Initializes handle for transfer of audio data.
- [status_t](#) [I2S_TxTransferSendDMA](#) (I2S_Type *base, i2s_dma_handle_t *handle, [i2s_transfer_t](#) transfer)
Begins or queue sending of the given data.
- void [I2S_TransferAbortDMA](#) (I2S_Type *base, i2s_dma_handle_t *handle)
Aborts transfer of data.
- void [I2S_RxTransferCreateHandleDMA](#) (I2S_Type *base, i2s_dma_handle_t *handle, [dma_handle_t](#) *dmaHandle, [i2s_dma_transfer_callback_t](#) callback, void *userData)
Initializes handle for reception of audio data.
- [status_t](#) [I2S_RxTransferReceiveDMA](#) (I2S_Type *base, i2s_dma_handle_t *handle, [i2s_transfer_t](#) transfer)
Begins or queue reception of data into given buffer.
- void [I2S_DMACallback](#) ([dma_handle_t](#) *handle, void *userData, bool transferDone, uint32_t tcDs)
Invoked from DMA interrupt handler.

4.0.24.2 Data Structure Documentation

4.0.24.2.1 struct_i2s_dma_handle

Members not to be accessed / modified outside of the driver.

Data Fields

- `uint32_t state`
Internal state of I2S DMA transfer.
- `uint8_t bytesPerFrame`
bytes per frame
- `i2s_dma_transfer_callback_t completionCallback`
Callback function pointer.
- `void * userData`
Application data passed to callback.
- `dma_handle_t * dmaHandle`
DMA handle.
- `volatile i2s_transfer_t i2sQueue [I2S_NUM_BUFFERS]`
Transfer queue storing transfer buffers.
- `volatile uint8_t queueUser`
Queue index where user's next transfer will be stored.
- `volatile uint8_t queueDriver`
Queue index of buffer actually used by the driver.

4.0.24.3 Macro Definition Documentation

4.0.24.3.1 `#define FSL_I2S_DMA_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))`

4.0.24.4 Typedef Documentation

4.0.24.4.1 `typedef void(* i2s_dma_transfer_callback_t)(I2S_Type *base, i2s_dma_handle_t *handle, status_t completionStatus, void *userData)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to I2S transaction.
<i>completion-Status</i>	status of the transaction.
<i>userData</i>	optional pointer to user arguments data.

4.0.24.5 Function Documentation

4.0.24.5.1 `void I2S_TxTransferCreateHandleDMA (I2S_Type * base, i2s_dma_handle_t * handle, dma_handle_t * dmaHandle, i2s_dma_transfer_callback_t callback, void * userData)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>dmaHandle</i>	pointer to dma handle structure.
<i>callback</i>	function to be called back when transfer is done or fails.
<i>userData</i>	pointer to data passed to callback.

4.0.24.5.2 `status_t I2S_TxTransferSendDMA (I2S_Type * base, i2s_dma_handle_t * handle, i2s_transfer_t transfer)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>transfer</i>	data buffer.

Return values

<i>kStatus_Success</i>	
<i>kStatus_I2S_Busy</i>	if all queue slots are occupied with unsent buffers.

4.0.24.5.3 `void I2S_TransferAbortDMA (I2S_Type * base, i2s_dma_handle_t * handle)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.

4.0.24.5.4 `void I2S_RxTransferCreateHandleDMA (I2S_Type * base, i2s_dma_handle_t * handle, dma_handle_t * dmaHandle, i2s_dma_transfer_callback_t callback, void * userData)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>dmaHandle</i>	pointer to dma handle structure.
<i>callback</i>	function to be called back when transfer is done or fails.
<i>userData</i>	pointer to data passed to callback.

4.0.24.5.5 `status_t I2S_RxTransferReceiveDMA (I2S_Type * base, i2s_dma_handle_t * handle, i2s_transfer_t transfer)`

Parameters

<i>base</i>	I2S base pointer.
<i>handle</i>	pointer to handle structure.
<i>transfer</i>	data buffer.

Return values

<i>kStatus_Success</i>	
<i>kStatus_I2S_Busy</i>	if all queue slots are occupied with buffers which are not full.

4.0.24.5.6 `void I2S_DMACallback (dma_handle_t * handle, void * userData, bool transferDone, uint32_t tcds)`

Parameters

<i>handle</i>	pointer to DMA handle structure.
<i>userData</i>	argument for user callback.
<i>transferDone</i>	if transfer was done.
<i>tcds</i>	

4.0.25 SPI DMA Driver

4.0.25.1 Overview

This section describes the programming interface of the SPI DMA driver.

Files

- file [fsl_spi_dma.h](#)

Data Structures

- struct [spi_dma_handle_t](#)
SPI DMA transfer handle, users should not touch the content of the handle. [More...](#)

Typedefs

- typedef void(* [spi_dma_callback_t](#))(SPI_Type *base, spi_dma_handle_t *handle, [status_t](#) status, void *userData)
SPI DMA callback called at the end of transfer.

Driver version

- #define [FSL_SPI_DMA_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 1, 0))
SPI DMA driver version 2.1.0.

DMA Transactional

- [status_t SPI_MasterTransferCreateHandleDMA](#) (SPI_Type *base, spi_dma_handle_t *handle, [spi_dma_callback_t](#) callback, void *userData, [dma_handle_t](#) *txHandle, [dma_handle_t](#) *rxHandle)
Initialize the SPI master DMA handle.
- [status_t SPI_MasterTransferDMA](#) (SPI_Type *base, spi_dma_handle_t *handle, [spi_transfer_t](#) *xfer)
Perform a non-blocking SPI transfer using DMA.
- [status_t SPI_MasterHalfDuplexTransferDMA](#) (SPI_Type *base, spi_dma_handle_t *handle, [spi_half_duplex_transfer_t](#) *xfer)
Transfers a block of data using a DMA method.
- static [status_t SPI_SlaveTransferCreateHandleDMA](#) (SPI_Type *base, spi_dma_handle_t *handle, [spi_dma_callback_t](#) callback, void *userData, [dma_handle_t](#) *txHandle, [dma_handle_t](#) *rxHandle)
Initialize the SPI slave DMA handle.
- static [status_t SPI_SlaveTransferDMA](#) (SPI_Type *base, spi_dma_handle_t *handle, [spi_transfer_t](#) *xfer)
Perform a non-blocking SPI transfer using DMA.
- void [SPI_MasterTransferAbortDMA](#) (SPI_Type *base, spi_dma_handle_t *handle)
Abort a SPI transfer using DMA.

- [status_t SPI_MasterTransferGetCountDMA](#) (SPI_Type *base, spi_dma_handle_t *handle, size_t *count)
Gets the master DMA transfer remaining bytes.
- static void [SPI_SlaveTransferAbortDMA](#) (SPI_Type *base, spi_dma_handle_t *handle)
Abort a SPI transfer using DMA.
- static [status_t SPI_SlaveTransferGetCountDMA](#) (SPI_Type *base, spi_dma_handle_t *handle, size_t *count)
Gets the slave DMA transfer remaining bytes.

4.0.25.2 Data Structure Documentation

4.0.25.2.1 struct_spi_dma_handle

Data Fields

- volatile bool [txInProgress](#)
Send transfer finished.
- volatile bool [rxInProgress](#)
Receive transfer finished.
- [dma_handle_t](#) * [txHandle](#)
DMA handler for SPI send.
- [dma_handle_t](#) * [rxHandle](#)
DMA handler for SPI receive.
- uint8_t [bytesPerFrame](#)
Bytes in a frame for SPI transfer.
- [spi_dma_callback_t](#) [callback](#)
Callback for SPI DMA transfer.
- void * [userData](#)
User Data for SPI DMA callback.
- uint32_t [state](#)
Internal state of SPI DMA transfer.
- size_t [transferSize](#)
Bytes need to be transfer.

4.0.25.3 Macro Definition Documentation

4.0.25.3.1 **#define FSL_SPI_DMA_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))**

4.0.25.4 Typedef Documentation

4.0.25.4.1 **typedef void(* spi_dma_callback_t)(SPI_Type *base, spi_dma_handle_t *handle, status_t status, void *userData)**

4.0.25.5 Function Documentation

4.0.25.5.1 **status_t SPI_MasterTransferCreateHandleDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*, spi_dma_callback_t *callback*, void * *userData*, dma_handle_t * *txHandle*, dma_handle_t * *rxHandle*)**

This function initializes the SPI master DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI handle pointer.
<i>callback</i>	User callback function called at the end of a transfer.
<i>userData</i>	User data for callback.
<i>txHandle</i>	DMA handle pointer for SPI Tx, the handle shall be static allocated by users.
<i>rxHandle</i>	DMA handle pointer for SPI Rx, the handle shall be static allocated by users.

4.0.25.5.2 **status_t SPI_MasterTransferDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*, spi_transfer_t * *xfer*)**

Note

This interface returned immediately after transfer initiates, users should call SPI_GetTransferStatus to poll the transfer status to check whether SPI transfer finished.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.
<i>xfer</i>	Pointer to dma transfer structure.

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_SPI_Busy</i>	SPI is not idle, is running another transfer.

4.0.25.5.3 **status_t SPI_MasterHalfDuplexTransferDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*, spi_half_duplex_transfer_t * *xfer*)**

This function using polling way to do the first half transimission and using DMA way to do the srcond half transimission, the transfer mechanism is half-duplex. When do the second half transimission, code will return right away. When all data is transferred, the callback function is called.

Parameters

<i>base</i>	SPI base pointer
<i>handle</i>	A pointer to the <code>spi_master_dma_handle_t</code> structure which stores the transfer state.
<i>transfer</i>	A pointer to the spi_half_duplex_transfer_t structure.

Returns

status of `status_t`.

4.0.25.5.4 `static status_t SPI_SlaveTransferCreateHandleDMA (SPI_Type * base, spi_dma_handle_t * handle, spi_dma_callback_t callback, void * userData, dma_handle_t * txHandle, dma_handle_t * rxHandle) [inline], [static]`

This function initializes the SPI slave DMA handle which can be used for other SPI master transactional APIs. Usually, for a specified SPI instance, user need only call this API once to get the initialized handle.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI handle pointer.
<i>callback</i>	User callback function called at the end of a transfer.
<i>userData</i>	User data for callback.
<i>txHandle</i>	DMA handle pointer for SPI Tx, the handle shall be static allocated by users.
<i>rxHandle</i>	DMA handle pointer for SPI Rx, the handle shall be static allocated by users.

4.0.25.5.5 `static status_t SPI_SlaveTransferDMA (SPI_Type * base, spi_dma_handle_t * handle, spi_transfer_t * xfer) [inline], [static]`

Note

This interface returned immediately after transfer initiates, users should call `SPI_GetTransferStatus` to poll the transfer status to check whether SPI transfer finished.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.
<i>xfer</i>	Pointer to dma transfer structure.

Return values

<i>kStatus_Success</i>	Successfully start a transfer.
<i>kStatus_InvalidArgument</i>	Input argument is invalid.
<i>kStatus_SPI_Busy</i>	SPI is not idle, is running another transfer.

4.0.25.5.6 void SPI_MasterTransferAbortDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*)

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.

4.0.25.5.7 status_t SPI_MasterTransferGetCountDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*, size_t * *count*)

This function gets the master DMA transfer remaining bytes.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	A pointer to the spi_dma_handle_t structure which stores the transfer state.
<i>count</i>	A number of bytes transferred by the non-blocking transaction.

Returns

status of status_t.

4.0.25.5.8 static void SPI_SlaveTransferAbortDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*) [inline], [static]

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	SPI DMA handle pointer.

4.0.25.5.9 static status_t SPI_SlaveTransferGetCountDMA (SPI_Type * *base*, spi_dma_handle_t * *handle*, size_t * *count*) [inline], [static]

This function gets the slave DMA transfer remaining bytes.

Parameters

<i>base</i>	SPI peripheral base address.
<i>handle</i>	A pointer to the spi_dma_handle_t structure which stores the transfer state.
<i>count</i>	A number of bytes transferred by the non-blocking transaction.

Returns

status of status_t.

4.0.26 SPI FreeRTOS driver

4.0.26.1 Overview

This section describes the programming interface of the SPI FreeRTOS driver.

Files

- file [fsl_spi_freertos.h](#)

Data Structures

- struct [spi_rtos_handle_t](#)
SPI FreeRTOS handle. [More...](#)

Driver version

- #define [FSL_SPI_FREERTOS_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 1, 0))
SPI FreeRTOS driver version 2.1.0.

SPI RTOS Operation

- [status_t SPI_RTOS_Init](#) ([spi_rtos_handle_t](#) *handle, [SPI_Type](#) *base, const [spi_master_config_t](#) *masterConfig, [uint32_t](#) srcClock_Hz)
Initializes SPI.
- [status_t SPI_RTOS_Deinit](#) ([spi_rtos_handle_t](#) *handle)
Deinitializes the SPI.
- [status_t SPI_RTOS_Transfer](#) ([spi_rtos_handle_t](#) *handle, [spi_transfer_t](#) *transfer)
Performs SPI transfer.

4.0.26.2 Data Structure Documentation

4.0.26.2.1 struct spi_rtos_handle_t

Data Fields

- [SPI_Type](#) * [base](#)
SPI base address.
- [spi_master_handle_t](#) [drv_handle](#)
Handle of the underlying driver, treated as opaque by the RTOS layer.
- [SemaphoreHandle_t](#) [mutex](#)
Mutex to lock the handle during a transfer.
- [SemaphoreHandle_t](#) [event](#)
Semaphore to notify and unblock task when transfer ends.

4.0.26.3 Macro Definition Documentation

4.0.26.3.1 **#define FSL_SPI_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))**

4.0.26.4 Function Documentation

4.0.26.4.1 **status_t SPI_RTOS_Init (spi_rtos_handle_t * *handle*, SPI_Type * *base*, const spi_master_config_t * *masterConfig*, uint32_t *srcClock_Hz*)**

This function initializes the SPI module and related RTOS context.

Parameters

<i>handle</i>	The RTOS SPI handle, the pointer to an allocated space for RTOS context.
<i>base</i>	The pointer base address of the SPI instance to initialize.
<i>masterConfig</i>	Configuration structure to set-up SPI in master mode.
<i>srcClock_Hz</i>	Frequency of input clock of the SPI module.

Returns

status of the operation.

4.0.26.4.2 status_t SPI_RTOS_Deinit (spi_rtos_handle_t * *handle*)

This function deinitializes the SPI module and related RTOS context.

Parameters

<i>handle</i>	The RTOS SPI handle.
---------------	----------------------

4.0.26.4.3 status_t SPI_RTOS_Transfer (spi_rtos_handle_t * *handle*, spi_transfer_t * *transfer*)

This function performs an SPI transfer according to data given in the transfer structure.

Parameters

<i>handle</i>	The RTOS SPI handle.
<i>transfer</i>	Structure specifying the transfer parameters.

Returns

status of the operation.

4.0.27 USART Driver

4.0.27.1 Overview

Data Structures

- struct `usart_config_t`
USART configuration structure. [More...](#)
- struct `usart_transfer_t`
USART transfer structure. [More...](#)
- struct `usart_handle_t`
USART handle structure. [More...](#)

Typedefs

- typedef void(* `usart_transfer_callback_t`)(USART_Type *base, usart_handle_t *handle, `status_t` status, void *userData)
USART transfer callback function.
- typedef void(* `flexcomm_usart_irq_handler_t`)(USART_Type *base, usart_handle_t *handle)
Typedef for usart interrupt handler.

Enumerations

- enum {
 `kStatus_USART_TxBusy` = MAKE_STATUS(kStatusGroup_LPC_USART, 0),
 `kStatus_USART_RxBusy` = MAKE_STATUS(kStatusGroup_LPC_USART, 1),
 `kStatus_USART_TxIdle` = MAKE_STATUS(kStatusGroup_LPC_USART, 2),
 `kStatus_USART_RxIdle` = MAKE_STATUS(kStatusGroup_LPC_USART, 3),
 `kStatus_USART_TxError` = MAKE_STATUS(kStatusGroup_LPC_USART, 7),
 `kStatus_USART_RxError` = MAKE_STATUS(kStatusGroup_LPC_USART, 9),
 `kStatus_USART_RxRingBufferOverrun` = MAKE_STATUS(kStatusGroup_LPC_USART, 8),
 `kStatus_USART_NoiseError` = MAKE_STATUS(kStatusGroup_LPC_USART, 10),
 `kStatus_USART_FramingError` = MAKE_STATUS(kStatusGroup_LPC_USART, 11),
 `kStatus_USART_ParityError` = MAKE_STATUS(kStatusGroup_LPC_USART, 12),
 `kStatus_USART_BaudrateNotSupport` }
 Error codes for the USART driver.
- enum `usart_sync_mode_t` {
 `kUSART_SyncModeDisabled` = 0x0U,
 `kUSART_SyncModeSlave` = 0x2U,
 `kUSART_SyncModeMaster` = 0x3U }
 USART synchronous mode.
- enum `usart_parity_mode_t` {
 `kUSART_ParityDisabled` = 0x0U,
 `kUSART_ParityEven` = 0x2U,
 `kUSART_ParityOdd` = 0x3U }
 USART parity mode.

- enum `usart_stop_bit_count_t` {
`kUSART_OneStopBit` = 0U,
`kUSART_TwoStopBit` = 1U }
USART stop bit count.
- enum `usart_data_len_t` {
`kUSART_7BitsPerChar` = 0U,
`kUSART_8BitsPerChar` = 1U }
USART data size.
- enum `usart_clock_polarity_t` {
`kUSART_RxSampleOnFallingEdge` = 0x0U,
`kUSART_RxSampleOnRisingEdge` = 0x1U }
USART clock polarity configuration, used in sync mode.
- enum `usart_txfifo_watermark_t` {
`kUSART_TxFifo0` = 0,
`kUSART_TxFifo1` = 1,
`kUSART_TxFifo2` = 2,
`kUSART_TxFifo3` = 3,
`kUSART_TxFifo4` = 4,
`kUSART_TxFifo5` = 5,
`kUSART_TxFifo6` = 6,
`kUSART_TxFifo7` = 7 }
txFIFO watermark values
- enum `usart_rxfifo_watermark_t` {
`kUSART_RxFifo1` = 0,
`kUSART_RxFifo2` = 1,
`kUSART_RxFifo3` = 2,
`kUSART_RxFifo4` = 3,
`kUSART_RxFifo5` = 4,
`kUSART_RxFifo6` = 5,
`kUSART_RxFifo7` = 6,
`kUSART_RxFifo8` = 7 }
rxFIFO watermark values
- enum `_usart_interrupt_enable`
USART interrupt configuration structure, default settings all disabled.
- enum `_usart_flags` {
`kUSART_TxError` = (USART_FIFOSTAT_TXERR_MASK),
`kUSART_RxError` = (USART_FIFOSTAT_RXERR_MASK),
`kUSART_TxFifoEmptyFlag` = (USART_FIFOSTAT_TXEMPTY_MASK),
`kUSART_TxFifoNotFullFlag` = (USART_FIFOSTAT_TXNOTFULL_MASK),
`kUSART_RxFifoNotEmptyFlag` = (USART_FIFOSTAT_RXNOTEMPTY_MASK),
`kUSART_RxFifoFullFlag` = (USART_FIFOSTAT_RXFULL_MASK) }
USART status flags.

Functions

- uint32_t `USART_GetInstance` (USART_Type *base)

Returns instance number for USART peripheral base address.

Driver version

- #define [FSL_USART_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 1, 1))
USART driver version 2.1.1.

Initialization and deinitialization

- [status_t USART_Init](#) (USART_Type *base, const [usart_config_t](#) *config, uint32_t srcClock_Hz)
Initializes a USART instance with user configuration structure and peripheral clock.
- void [USART_Deinit](#) (USART_Type *base)
Deinitializes a USART instance.
- void [USART_GetDefaultConfig](#) ([usart_config_t](#) *config)
Gets the default configuration structure.
- [status_t USART_SetBaudRate](#) (USART_Type *base, uint32_t baudrate_Bps, uint32_t srcClock_Hz)
Sets the USART instance baud rate.

Status

- static uint32_t [USART_GetStatusFlags](#) (USART_Type *base)
Get USART status flags.
- static void [USART_ClearStatusFlags](#) (USART_Type *base, uint32_t mask)
Clear USART status flags.

Interrupts

- static void [USART_EnableInterrupts](#) (USART_Type *base, uint32_t mask)
Enables USART interrupts according to the provided mask.
- static void [USART_DisableInterrupts](#) (USART_Type *base, uint32_t mask)
Disables USART interrupts according to a provided mask.
- static uint32_t [USART_GetEnabledInterrupts](#) (USART_Type *base)
Returns enabled USART interrupts.
- static void [USART_EnableTxDMA](#) (USART_Type *base, bool enable)
Enable DMA for Tx.
- static void [USART_EnableRxDMA](#) (USART_Type *base, bool enable)
Enable DMA for Rx.
- static void [USART_EnableCTS](#) (USART_Type *base, bool enable)
Enable CTS.
- static void [USART_EnableContinuousSCLK](#) (USART_Type *base, bool enable)
Continuous Clock generation.
- static void [USART_EnableAutoClearSCLK](#) (USART_Type *base, bool enable)
Enable Continuous Clock generation bit auto clear.

Bus Operations

- static void [USART_WriteByte](#) (USART_Type *base, uint8_t data)
Writes to the FIFOWR register.
- static uint8_t [USART_ReadByte](#) (USART_Type *base)
Reads the FIFORD register directly.
- void [USART_WriteBlocking](#) (USART_Type *base, const uint8_t *data, size_t length)
Writes to the TX register using a blocking method.
- [status_t USART_ReadBlocking](#) (USART_Type *base, uint8_t *data, size_t length)
Read RX data register using a blocking method.

Transactional

- [status_t USART_TransferCreateHandle](#) (USART_Type *base, usart_handle_t *handle, [usart_transfer_callback_t](#) callback, void *userData)
Initializes the USART handle.
- [status_t USART_TransferSendNonBlocking](#) (USART_Type *base, usart_handle_t *handle, [usart_transfer_t](#) *xfer)
Transmits a buffer of data using the interrupt method.
- void [USART_TransferStartRingBuffer](#) (USART_Type *base, usart_handle_t *handle, uint8_t *ringBuffer, size_t ringBufferSize)
Sets up the RX ring buffer.
- void [USART_TransferStopRingBuffer](#) (USART_Type *base, usart_handle_t *handle)
Aborts the background transfer and uninstalls the ring buffer.
- size_t [USART_TransferGetRxRingBufferLength](#) (usart_handle_t *handle)
Get the length of received data in RX ring buffer.
- void [USART_TransferAbortSend](#) (USART_Type *base, usart_handle_t *handle)
Aborts the interrupt-driven data transmit.
- [status_t USART_TransferGetSendCount](#) (USART_Type *base, usart_handle_t *handle, uint32_t *count)
Get the number of bytes that have been written to USART TX register.
- [status_t USART_TransferReceiveNonBlocking](#) (USART_Type *base, usart_handle_t *handle, [usart_transfer_t](#) *xfer, size_t *receivedBytes)
Receives a buffer of data using an interrupt method.
- void [USART_TransferAbortReceive](#) (USART_Type *base, usart_handle_t *handle)
Aborts the interrupt-driven data receiving.
- [status_t USART_TransferGetReceiveCount](#) (USART_Type *base, usart_handle_t *handle, uint32_t *count)
Get the number of bytes that have been received.
- void [USART_TransferHandleIRQ](#) (USART_Type *base, usart_handle_t *handle)
USART IRQ handle function.

4.0.27.2 Data Structure Documentation

4.0.27.2.1 struct usart_config_t

Data Fields

- uint32_t [baudRate_Bps](#)

- *USART baud rate.*
- `usart_parity_mode_t` `parityMode`
Parity mode, disabled (default), even, odd.
- `usart_stop_bit_count_t` `stopBitCount`
Number of stop bits, 1 stop bit (default) or 2 stop bits.
- `usart_data_len_t` `bitCountPerChar`
Data length - 7 bit, 8 bit.
- `bool` `loopback`
Enable peripheral loopback.
- `bool` `enableRx`
Enable RX.
- `bool` `enableTx`
Enable TX.
- `bool` `enableContinuousSCLK`
USART continuous Clock generation enable in synchronous master mode.
- `usart_txfifo_watermark_t` `txWatermark`
txFIFO watermark
- `usart_rxfifo_watermark_t` `rxWatermark`
rxFIFO watermark
- `usart_sync_mode_t` `syncMode`
Transfer mode select - asynchronous, synchronous master, synchronous slave.
- `usart_clock_polarity_t` `clockPolarity`
Selects the clock polarity and sampling edge in synchronous mode.

4.0.27.2.1.1 Field Documentation

4.0.27.2.1.1.1 `bool` `usart_config_t::enableContinuousSCLK`

4.0.27.2.1.1.2 `usart_sync_mode_t` `usart_config_t::syncMode`

4.0.27.2.1.1.3 `usart_clock_polarity_t` `usart_config_t::clockPolarity`

4.0.27.2.2 `struct` `usart_transfer_t`

Data Fields

- `uint8_t` * `data`
The buffer of data to be transfer.
- `size_t` `dataSize`
The byte count to be transfer.

4.0.27.2.2.1 Field Documentation

4.0.27.2.2.1.1 `uint8_t* usart_transfer_t::data`

4.0.27.2.2.1.2 `size_t usart_transfer_t::dataSize`

4.0.27.2.3 `struct _usart_handle`

Data Fields

- `uint8_t *volatile txData`
Address of remaining data to send.
- `volatile size_t txDataSize`
Size of the remaining data to send.
- `size_t txDataSizeAll`
Size of the data to send out.
- `uint8_t *volatile rxData`
Address of remaining data to receive.
- `volatile size_t rxDataSize`
Size of the remaining data to receive.
- `size_t rxDataSizeAll`
Size of the data to receive.
- `uint8_t * rxRingBuffer`
Start address of the receiver ring buffer.
- `size_t rxRingBufferSize`
Size of the ring buffer.
- `volatile uint16_t rxRingBufferHead`
Index for the driver to store received data into ring buffer.
- `volatile uint16_t rxRingBufferTail`
Index for the user to get data from the ring buffer.
- `usart_transfer_callback_t callback`
Callback function.
- `void * userData`
USART callback function parameter.
- `volatile uint8_t txState`
TX transfer state.
- `volatile uint8_t rxState`
RX transfer state.
- `uint8_t txWatermark`
txFIFO watermark
- `uint8_t rxWatermark`
rxFIFO watermark

4.0.27.2.3.1 Field Documentation

4.0.27.2.3.1.1 `uint8_t* volatile usart_handle_t::txData`

4.0.27.2.3.1.2 `volatile size_t usart_handle_t::txDataSize`

4.0.27.2.3.1.3 `size_t usart_handle_t::txDataSizeAll`

4.0.27.2.3.1.4 `uint8_t* volatile usart_handle_t::rxData`

4.0.27.2.3.1.5 `volatile size_t usart_handle_t::rxDataSize`

4.0.27.2.3.1.6 `size_t usart_handle_t::rxDataSizeAll`

4.0.27.2.3.1.7 `uint8_t* usart_handle_t::rxRingBuffer`

4.0.27.2.3.1.8 `size_t usart_handle_t::rxRingBufferSize`

4.0.27.2.3.1.9 `volatile uint16_t usart_handle_t::rxRingBufferHead`

4.0.27.2.3.1.10 `volatile uint16_t usart_handle_t::rxRingBufferTail`

4.0.27.2.3.1.11 `usart_transfer_callback_t usart_handle_t::callback`

4.0.27.2.3.1.12 `void* usart_handle_t::userData`

4.0.27.2.3.1.13 `volatile uint8_t usart_handle_t::txState`

4.0.27.3 Macro Definition Documentation

4.0.27.3.1 `#define FSL_USART_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`

4.0.27.4 Typedef Documentation

4.0.27.4.1 `typedef void(* usart_transfer_callback_t)(USART_Type *base, usart_handle_t *handle, status_t status, void *userData)`

4.0.27.4.2 `typedef void(* flexcomm_usart_irq_handler_t)(USART_Type *base, usart_handle_t *handle)`

4.0.27.5 Enumeration Type Documentation

4.0.27.5.1 anonymous enum

Enumerator

kStatus_USART_TxBusy Transmitter is busy.

kStatus_USART_RxBusy Receiver is busy.

kStatus_USART_TxIdle USART transmitter is idle.

kStatus_USART_RxIdle USART receiver is idle.
kStatus_USART_TxError Error happens on txFIFO.
kStatus_USART_RxError Error happens on rxFIFO.
kStatus_USART_RxRingBufferOverrun Error happens on rx ring buffer.
kStatus_USART_NoiseError USART noise error.
kStatus_USART_FramingError USART framing error.
kStatus_USART_ParityError USART parity error.
kStatus_USART_BaudrateNotSupport Baudrate is not support in current clock source.

4.0.27.5.2 enum usart_sync_mode_t

Enumerator

kUSART_SyncModeDisabled Asynchronous mode.
kUSART_SyncModeSlave Synchronous slave mode.
kUSART_SyncModeMaster Synchronous master mode.

4.0.27.5.3 enum usart_parity_mode_t

Enumerator

kUSART_ParityDisabled Parity disabled.
kUSART_ParityEven Parity enabled, type even, bit setting: PE|PT = 10.
kUSART_ParityOdd Parity enabled, type odd, bit setting: PE|PT = 11.

4.0.27.5.4 enum usart_stop_bit_count_t

Enumerator

kUSART_OneStopBit One stop bit.
kUSART_TwoStopBit Two stop bits.

4.0.27.5.5 enum usart_data_len_t

Enumerator

kUSART_7BitsPerChar Seven bit mode.
kUSART_8BitsPerChar Eight bit mode.

4.0.27.5.6 enum usart_clock_polarity_t

Enumerator

kUSART_RxSampleOnFallingEdge Un_RXD is sampled on the falling edge of SCLK.

kUSART_RxSampleOnRisingEdge Un_RXD is sampled on the rising edge of SCLK.

4.0.27.5.7 enum usart_txfifo_watermark_t

Enumerator

kUSART_TxFifo0 USART tx watermark is empty.

kUSART_TxFifo1 USART tx watermark at 1 item.

kUSART_TxFifo2 USART tx watermark at 2 items.

kUSART_TxFifo3 USART tx watermark at 3 items.

kUSART_TxFifo4 USART tx watermark at 4 items.

kUSART_TxFifo5 USART tx watermark at 5 items.

kUSART_TxFifo6 USART tx watermark at 6 items.

kUSART_TxFifo7 USART tx watermark at 7 items.

4.0.27.5.8 enum usart_rxfifo_watermark_t

Enumerator

kUSART_RxFifo1 USART rx watermark at 1 item.

kUSART_RxFifo2 USART rx watermark at 2 items.

kUSART_RxFifo3 USART rx watermark at 3 items.

kUSART_RxFifo4 USART rx watermark at 4 items.

kUSART_RxFifo5 USART rx watermark at 5 items.

kUSART_RxFifo6 USART rx watermark at 6 items.

kUSART_RxFifo7 USART rx watermark at 7 items.

kUSART_RxFifo8 USART rx watermark at 8 items.

4.0.27.5.9 enum _usart_flags

This provides constants for the USART status flags for use in the USART functions.

Enumerator

kUSART_TxError TEERR bit, sets if TX buffer is error.

kUSART_RxError RXERR bit, sets if RX buffer is error.

kUSART_TxFifoEmptyFlag TXEMPTY bit, sets if TX buffer is empty.

kUSART_TxFifoNotFullFlag TXNOTFULL bit, sets if TX buffer is not full.

kUSART_RxFifoNotEmptyFlag RXNOEMPTY bit, sets if RX buffer is not empty.

kUSART_RxFifoFullFlag RXFULL bit, sets if RX buffer is full.

4.0.27.6 Function Documentation

4.0.27.6.1 uint32_t USART_GetInstance (USART_Type * *base*)

4.0.27.6.2 status_t USART_Init (USART_Type * *base*, const usart_config_t * *config*, uint32_t *srcClock_Hz*)

This function configures the USART module with the user-defined settings. The user can configure the configuration structure and also get the default configuration by using the [USART_GetDefaultConfig\(\)](#) function. Example below shows how to use this API to configure USART.

```
* usart_config_t usartConfig;  
* usartConfig.baudRate_Bps = 115200U;  
* usartConfig.parityMode = kUSART_ParityDisabled;  
* usartConfig.stopBitCount = kUSART_OneStopBit;  
* USART_Init(USART1, &usartConfig, 20000000U);  
*
```

Parameters

<i>base</i>	USART peripheral base address.
<i>config</i>	Pointer to user-defined configuration structure.
<i>srcClock_Hz</i>	USART clock source frequency in HZ.

Return values

<i>kStatus_USART_BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_InvalidArgument</i>	USART base address is not valid
<i>kStatus_Success</i>	Status USART initialize succeed

4.0.27.6.3 void USART_Deinit (USART_Type * *base*)


This function waits for TX complete, disables TX and RX, and disables the USART clock.

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

4.0.27.6.4 void USART_GetDefaultConfig (usart_config_t * *config*)

This function initializes the USART configuration structure to a default value. The default values are: usartConfig->baudRate_Bps = 115200U; usartConfig->parityMode = kUSART_ParityDisabled; usart-



```
Config->stopBitCount = kUSART_OneStopBit; usartConfig->bitCountPerChar = kUSART_8BitsPerChar; usartConfig->loopback = false; usartConfig->enableTx = false; usartConfig->enableRx = false;
```


Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

4.0.27.6.5 `status_t USART_SetBaudRate (USART_Type * base, uint32_t baudrate_Bps, uint32_t srcClock_Hz)`

This function configures the USART module baud rate. This function is used to update the USART module baud rate after the USART module is initialized by the USART_Init.

```
*  USART_SetBaudRate(USART1, 115200U, 200000000U);
*
```

Parameters

<i>base</i>	USART peripheral base address.
<i>baudrate_Bps</i>	USART baudrate to be set.
<i>srcClock_Hz</i>	USART clock source frequency in HZ.

Return values

<i>kStatus_USART_-BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	Set baudrate succeed.
<i>kStatus_InvalidArgument</i>	One or more arguments are invalid.

4.0.27.6.6 `static uint32_t USART_GetStatusFlags (USART_Type * base) [inline], [static]`

This function get all USART status flags, the flags are returned as the logical OR value of the enumerators [_usart_flags](#). To check a specific status, compare the return value with enumerators in [_usart_flags](#). For example, to check whether the TX is empty:

```
*  if (kUSART_TxFifoNotFullFlag &
*  USART_GetStatusFlags(USART1))
*  {
*      ...
*  }
*
```

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

Returns

USART status flags which are ORed by the enumerators in the `_usart_flags`.

4.0.27.6.7 `static void USART_ClearStatusFlags (USART_Type * base, uint32_t mask)` `[inline], [static]`

This function clear supported USART status flags. Flags that can be cleared or set are: `kUSART_TxError`, `kUSART_RxError`. For example:

```
*  USART_ClearStatusFlags(USART1, kUSART_TxError |  
*  kUSART_RxError)
```

Parameters

<i>base</i>	USART peripheral base address.
<i>mask</i>	status flags to be cleared.

4.0.27.6.8 `static void USART_EnableInterrupts (USART_Type * base, uint32_t mask)` `[inline], [static]`

This function enables the USART interrupts according to the provided mask. The mask is a logical OR of enumeration members. See [_usart_interrupt_enable](#). For example, to enable TX empty interrupt and RX full interrupt:

```
*  USART_EnableInterrupts(USART1, kUSART_TxLevelInterruptEnable |  
*  kUSART_RxLevelInterruptEnable);
```

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

<i>mask</i>	The interrupts to enable. Logical OR of _usart_interrupt_enable .
-------------	---

4.0.27.6.9 static void USART_DisableInterrupts (USART_Type * *base*, uint32_t *mask*)
[inline], [static]

This function disables the USART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See [_usart_interrupt_enable](#). This example shows how to disable the TX empty interrupt and RX full interrupt:

```
* USART\_DisableInterrupts(USART1, kUSART_TxLevelInterruptEnable |
*   kUSART_RxLevelInterruptEnable);
*
```

Parameters

<i>base</i>	USART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of _usart_interrupt_enable .

4.0.27.6.10 static uint32_t USART_GetEnabledInterrupts (USART_Type * *base*)
[inline], [static]

This function returns the enabled USART interrupts.

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

4.0.27.6.11 static void USART_EnableCTS (USART_Type * *base*, bool *enable*)
[inline], [static]


This function will determine whether CTS is used for flow control.

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable CTS or not, true for enable and false for disable.

4.0.27.6.12 static void USART_EnableContinuousSCLK (USART_Type * *base*, bool *enable*)
[inline], [static]

By default, SCLK is only output while data is being transmitted in synchronous mode. Enable this function, SCLK will run continuously in synchronous mode, allowing characters to be received on Un_RxD



independently from transmission on Un_TXD).

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable Continuous Clock generation mode or not, true for enable and false for disable.

4.0.27.6.13 **static void USART_EnableAutoClearSCLK (USART_Type * *base*, bool *enable*) [inline], [static]**

While enable this function, the Continuous Clock bit is automatically cleared when a complete character has been received. This bit is cleared at the same time.

Parameters

<i>base</i>	USART peripheral base address.
<i>enable</i>	Enable auto clear or not, true for enable and false for disable.

4.0.27.6.14 **static void USART_WriteByte (USART_Type * *base*, uint8_t *data*) [inline], [static]**

This function writes data to the txFIFO directly. The upper layer must ensure that txFIFO has space for data to write before calling this function.

Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	The byte to write.

4.0.27.6.15 **static uint8_t USART_ReadByte (USART_Type * *base*) [inline], [static]**

This function reads data from the rxFIFO directly. The upper layer must ensure that the rxFIFO is not empty before calling this function.

Parameters

<i>base</i>	USART peripheral base address.
-------------	--------------------------------

Returns

The byte read from USART data register.



4.0.27.6.16 void **USART_WriteBlocking** (**USART_Type** * *base*, const uint8_t * *data*, size_t *length*)

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

4.0.27.6.17 **status_t USART_ReadBlocking (USART_Type * *base*, uint8_t * *data*, size_t *length*)**

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data and read data from the TX register.

Parameters

<i>base</i>	USART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

Return values

<i>kStatus_USART_FramingError</i>	Receiver overrun happened while receiving data.
<i>kStatus_USART_ParityError</i>	Noise error happened while receiving data.
<i>kStatus_USART_NoiseError</i>	Framing error happened while receiving data.
<i>kStatus_USART_RxError</i>	Overflow or underflow rxFIFO happened.
<i>kStatus_Success</i>	Successfully received all data.

4.0.27.6.18 **status_t USART_TransferCreateHandle (USART_Type * *base*, usart_handle_t * *handle*, usart_transfer_callback_t *callback*, void * *userData*)**

This function initializes the USART handle which can be used for other USART transactional APIs. Usually, for a specified USART instance, call this API once to get the initialized handle.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>callback</i>	The callback function.
<i>userData</i>	The parameter of the callback function.

4.0.27.6.19 **status_t USART_TransferSendNonBlocking (USART_Type * *base*, usart_handle_t * *handle*, usart_transfer_t * *xfer*)**

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in the IRQ handler, the USART driver calls the callback function and passes the [kStatus_USART_TxIdle](#) as status parameter.

Note

The [kStatus_USART_TxIdle](#) is passed to the upper layer when all data is written to the TX register. However it does not ensure that all data are sent out. Before disabling the TX, check the [kUSART_TransmissionCompleteFlag](#) to ensure that the TX is finished.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART transfer structure. See usart_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
<i>kStatus_USART_TxBusy</i>	Previous transmission still not finished, data not all written to TX register yet.
<i>kStatus_InvalidArgument</i>	Invalid argument.

4.0.27.6.20 **void USART_TransferStartRingBuffer (USART_Type * *base*, usart_handle_t * *handle*, uint8_t * *ringBuffer*, size_t *ringBufferSize*)**

This function sets up the RX ring buffer to a specific USART handle.

When the RX ring buffer is used, data received are stored into the ring buffer even when the user doesn't call the [USART_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

Note

When using the RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, then only 31 bytes are used for saving data.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>ringBuffer</i>	Start address of the ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	size of the ring buffer.

4.0.27.6.21 `void USART_TransferStopRingBuffer (USART_Type * base, usart_handle_t * handle)`

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

4.0.27.6.22 `size_t USART_TransferGetRxRingBufferLength (usart_handle_t * handle)`

Parameters

<i>handle</i>	USART handle pointer.
---------------	-----------------------

Returns

Length of received data in RX ring buffer.

4.0.27.6.23 `void USART_TransferAbortSend (USART_Type * base, usart_handle_t * handle)`

This function aborts the interrupt driven data sending. The user can get the `remainBtyes` to find out how many bytes are still not sent out.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

4.0.27.6.24 `status_t USART_TransferGetSendCount (USART_Type * base, usart_handle_t * handle, uint32_t * count)`

This function gets the number of bytes that have been written to USART TX register by interrupt method.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Send bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

4.0.27.6.25 `status_t USART_TransferReceiveNonBlocking (USART_Type * base, usart_handle_t * handle, usart_transfer_t * xfer, size_t * receivedBytes)`

This function receives data using an interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter `receivedBytes` shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough to read, the receive request is saved by the USART driver. When the new data arrives, the receive request is serviced first. When all data is received, the USART driver notifies the upper layer through a callback function and passes the status parameter [kStatus_USART_RxIdle](#). For example, the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer. The 5 bytes are copied to the `xfer->data` and this function returns with the parameter `receivedBytes` set to 5. For the left 5 bytes, newly arrived data is saved from the `xfer->data[5]`. When 5 bytes are received, the USART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to the `xfer->data`. When all data is received, the upper layer is notified.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART transfer structure, see usart_transfer_t .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

Return values

<i>kStatus_Success</i>	Successfully queue the transfer into transmit queue.
<i>kStatus_USART_RxBusy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

4.0.27.6.26 void USART_TransferAbortReceive (USART_Type * *base*, usart_handle_t * *handle*)

This function aborts the interrupt-driven data receiving. The user can get the remainBytes to find out how many bytes not received yet.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

4.0.27.6.27 status_t USART_TransferGetReceiveCount (USART_Type * *base*, usart_handle_t * *handle*, uint32_t * *count*)

This function gets the number of bytes that have been received.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

4.0.27.6.28 void USART_TransferHandleIRQ (USART_Type * *base*, usart_handle_t * *handle*)

This function handles the USART transmit and receive IRQ request.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.

4.0.28 USART DMA Driver

4.0.28.1 Overview

Files

- file [fsl_usart_dma.h](#)

Data Structures

- struct [usart_dma_handle_t](#)
USART DMA handle. [More...](#)

Typedefs

- typedef void(* [usart_dma_transfer_callback_t](#))(USART_Type *base, usart_dma_handle_t *handle, [status_t](#) status, void *userData)
USART transfer callback function.

Driver version

- #define [FSL_USART_DMA_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 1, 1))
USART dma driver version 2.1.1.

DMA transactional

- [status_t](#) [USART_TransferCreateHandleDMA](#) (USART_Type *base, usart_dma_handle_t *handle, [usart_dma_transfer_callback_t](#) callback, void *userData, [dma_handle_t](#) *txDmaHandle, [dma_handle_t](#) *rxDmaHandle)
Initializes the USART handle which is used in transactional functions.
- [status_t](#) [USART_TransferSendDMA](#) (USART_Type *base, usart_dma_handle_t *handle, [usart_transfer_t](#) *xfer)
Sends data using DMA.
- [status_t](#) [USART_TransferReceiveDMA](#) (USART_Type *base, usart_dma_handle_t *handle, [usart_transfer_t](#) *xfer)
Receives data using DMA.
- void [USART_TransferAbortSendDMA](#) (USART_Type *base, usart_dma_handle_t *handle)
Aborts the sent data using DMA.
- void [USART_TransferAbortReceiveDMA](#) (USART_Type *base, usart_dma_handle_t *handle)
Aborts the received data using DMA.
- [status_t](#) [USART_TransferGetReceiveCountDMA](#) (USART_Type *base, usart_dma_handle_t *handle, uint32_t *count)
Get the number of bytes that have been received.

4.0.28.2 Data Structure Documentation

4.0.28.2.1 struct _usart_dma_handle

Data Fields

- USART_Type * [base](#)
USART peripheral base address.
- [usart_dma_transfer_callback_t](#) [callback](#)
Callback function.
- void * [userData](#)
USART callback function parameter.
- size_t [rxDataSizeAll](#)
Size of the data to receive.
- size_t [txDataSizeAll](#)
Size of the data to send out.
- [dma_handle_t](#) * [txDmaHandle](#)
The DMA TX channel used.
- [dma_handle_t](#) * [rxDmaHandle](#)
The DMA RX channel used.
- volatile uint8_t [txState](#)
TX transfer state.
- volatile uint8_t [rxState](#)
RX transfer state.

4.0.28.2.1.1 Field Documentation

4.0.28.2.1.1.1 **USART_Type* usart_dma_handle_t::base**

4.0.28.2.1.1.2 **usart_dma_transfer_callback_t usart_dma_handle_t::callback**

4.0.28.2.1.1.3 **void* usart_dma_handle_t::userData**

4.0.28.2.1.1.4 **size_t usart_dma_handle_t::rxDataSizeAll**

4.0.28.2.1.1.5 **size_t usart_dma_handle_t::txDataSizeAll**

4.0.28.2.1.1.6 **dma_handle_t* usart_dma_handle_t::txDmaHandle**

4.0.28.2.1.1.7 **dma_handle_t* usart_dma_handle_t::rxDmaHandle**

4.0.28.2.1.1.8 **volatile uint8_t usart_dma_handle_t::txState**

4.0.28.3 Macro Definition Documentation

4.0.28.3.1 **#define FSL_USART_DMA_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))**

4.0.28.4 Typedef Documentation

4.0.28.4.1 **typedef void(* usart_dma_transfer_callback_t)(USART_Type *base,
usart_dma_handle_t *handle, status_t status, void *userData)**

4.0.28.5 Function Documentation

4.0.28.5.1 **status_t USART_TransferCreateHandleDMA (USART_Type * *base*,
usart_dma_handle_t * *handle*, usart_dma_transfer_callback_t *callback*, void *
userData, dma_handle_t * *txDmaHandle*, dma_handle_t * *rxDmaHandle*)**

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	Pointer to usart_dma_handle_t structure.
<i>callback</i>	Callback function.
<i>userData</i>	User data.
<i>txDmaHandle</i>	User-requested DMA handle for TX DMA transfer.
<i>rxDmaHandle</i>	User-requested DMA handle for RX DMA transfer.

4.0.28.5.2 **status_t USART_TransferSendDMA (USART_Type * *base*, usart_dma_handle_t * *handle*, usart_transfer_t * *xfer*)**

This function sends data using DMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>xfer</i>	USART DMA transfer structure. See usart_transfer_t .

Return values

<i>kStatus_Success</i>	if succeed, others failed.
<i>kStatus_USART_TxBusy</i>	Previous transfer on going.
<i>kStatus_InvalidArgument</i>	Invalid argument.

4.0.28.5.3 **status_t USART_TransferReceiveDMA (USART_Type * *base*, usart_dma_handle_t * *handle*, usart_transfer_t * *xfer*)**

This function receives data using DMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	Pointer to usart_dma_handle_t structure.
<i>xfer</i>	USART DMA transfer structure. See usart_transfer_t .

Return values

<i>kStatus_Success</i>	if succeed, others failed.
<i>kStatus_USART_RxBusy</i>	Previous transfer on going.
<i>kStatus_InvalidArgument</i>	Invalid argument.

4.0.28.5.4 void USART_TransferAbortSendDMA (USART_Type * *base*, usart_dma_handle_t * *handle*)

This function aborts send data using DMA.

Parameters

<i>base</i>	USART peripheral base address
<i>handle</i>	Pointer to usart_dma_handle_t structure

4.0.28.5.5 void USART_TransferAbortReceiveDMA (USART_Type * *base*, usart_dma_handle_t * *handle*)

This function aborts the received data using DMA.

Parameters

<i>base</i>	USART peripheral base address
<i>handle</i>	Pointer to usart_dma_handle_t structure

4.0.28.5.6 status_t USART_TransferGetReceiveCountDMA (USART_Type * *base*, usart_dma_handle_t * *handle*, uint32_t * *count*)

This function gets the number of bytes that have been received.

Parameters

<i>base</i>	USART peripheral base address.
<i>handle</i>	USART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <code>count</code> ;

4.0.29 USART FreeRTOS Driver

4.0.29.1 Overview

Files

- file [fsl_usart_freertos.h](#)

Data Structures

- struct [rtos_usart_config](#)
FLEX USART configuration structure. [More...](#)
- struct [usart_rtos_handle_t](#)
FLEX USART FreeRTOS handle. [More...](#)

Driver version

- #define [FSL_USART_FREERTOS_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 1, 1))
USART FreeRTOS driver version 2.1.1.

USART RTOS Operation

- int [USART_RTOS_Init](#) ([usart_rtos_handle_t](#) *handle, [usart_handle_t](#) *t_handle, const struct [rtos_usart_config](#) *cfg)
Initializes a USART instance for operation in RTOS.
- int [USART_RTOS_Deinit](#) ([usart_rtos_handle_t](#) *handle)
Deinitializes a USART instance for operation.

USART transactional Operation

- int [USART_RTOS_Send](#) ([usart_rtos_handle_t](#) *handle, const [uint8_t](#) *buffer, [uint32_t](#) length)
Sends data in the background.
- int [USART_RTOS_Receive](#) ([usart_rtos_handle_t](#) *handle, [uint8_t](#) *buffer, [uint32_t](#) length, [size_t](#) *received)
Receives data.

4.0.29.2 Data Structure Documentation

4.0.29.2.1 struct [rtos_usart_config](#)

Data Fields

- [USART_Type](#) * [base](#)
USART base address.
- [uint32_t](#) [srcclk](#)

- `uint32_t baudrate`
USART source clock in Hz.
- `usart_parity_mode_t parity`
Desired communication speed.
- `usart_stop_bit_count_t stopbits`
Parity setting.
- `uint8_t * buffer`
Number of stop bits to use.
- `uint32_t buffer_size`
Buffer for background reception.
- `uint8_t * buffer_size`
Size of buffer for background reception.

4.0.29.2.2 struct usart_rtos_handle_t

Data Fields

- `USART_Type * base`
USART base address.
- `usart_transfer_t txTransfer`
TX transfer structure.
- `usart_transfer_t rxTransfer`
RX transfer structure.
- `SemaphoreHandle_t rxSemaphore`
RX semaphore for resource sharing.
- `SemaphoreHandle_t txSemaphore`
TX semaphore for resource sharing.
- `EventGroupHandle_t rxEvent`
RX completion event.
- `EventGroupHandle_t txEvent`
TX completion event.
- `void * t_state`
Transactional state of the underlying driver.

4.0.29.3 Macro Definition Documentation

4.0.29.3.1 `#define FSL_USART_FREERTOS_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))`

4.0.29.4 Function Documentation

4.0.29.4.1 `int USART_RTOS_Init (usart_rtos_handle_t * handle, usart_handle_t * t_handle, const struct rtos_usart_config * cfg)`

Parameters

<i>handle</i>	The RTOS USART handle, the pointer to allocated space for RTOS context.
<i>t_handle</i>	The pointer to allocated space where to store transactional layer internal state.
<i>cfg</i>	The pointer to the parameters required to configure the USART after initialization.

Returns

0 succeed, others fail.

4.0.29.4.2 int USART_RTOS_Deinit (usart_rtos_handle_t * *handle*)

This function deinitializes the USART module, sets all register values to reset value, and releases the resources.

Parameters

<i>handle</i>	The RTOS USART handle.
---------------	------------------------

4.0.29.4.3 int USART_RTOS_Send (usart_rtos_handle_t * *handle*, const uint8_t * *buffer*, uint32_t *length*)

This function sends data. It is a synchronous API. If the hardware buffer is full, the task is in the blocked state.

Parameters

<i>handle</i>	The RTOS USART handle.
<i>buffer</i>	The pointer to buffer to send.
<i>length</i>	The number of bytes to send.

4.0.29.4.4 int USART_RTOS_Receive (usart_rtos_handle_t * *handle*, uint8_t * *buffer*, uint32_t *length*, size_t * *received*)

This function receives data from USART. It is a synchronous API. If data is immediately available, it is returned immediately and the number of bytes received.

Parameters

<i>handle</i>	The RTOS USART handle.
<i>buffer</i>	The pointer to buffer where to write received data.
<i>length</i>	The number of bytes to receive.
<i>received</i>	The pointer to a variable of size_t where the number of received data is filled.

4.0.30 GINT: Group GPIO Input Interrupt Driver

4.0.30.1 Overview

The MCUXpresso SDK provides a driver for the Group GPIO Input Interrupt (GINT).

It can configure one or more pins to generate a group interrupt when the pin conditions are met. The pins do not have to be configured as GPIO pins.

4.0.30.2 Group GPIO Input Interrupt Driver operation

[GINT_SetCtrl\(\)](#) and [GINT_ConfigPins\(\)](#) functions configure the pins.

[GINT_EnableCallback\(\)](#) function enables the callback functionality. Callback function is called when the pin conditions are met.

4.0.30.3 Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/gint

Files

- file [fsl_gint.h](#)

Typedefs

- typedef void(* [gint_cb_t](#))(void)
GINT Callback function.

Enumerations

- enum [gint_comb_t](#) {
 [kGINT_CombineOr](#) = 0U,
 [kGINT_CombineAnd](#) = 1U }
GINT combine inputs type.
- enum [gint_trig_t](#) {
 [kGINT_TrigEdge](#) = 0U,
 [kGINT_TrigLevel](#) = 1U }
GINT trigger type.

Functions

- void [GINT_Init](#) (GINT_Type *base)
Initialize GINT peripheral.

- void **GINT_SetCtrl** (GINT_Type *base, **gint_comb_t** comb, **gint_trig_t** trig, **gint_cb_t** callback)
Setup GINT peripheral control parameters.
- void **GINT_GetCtrl** (GINT_Type *base, **gint_comb_t** *comb, **gint_trig_t** *trig, **gint_cb_t** *callback)
Get GINT peripheral control parameters.
- void **GINT_ConfigPins** (GINT_Type *base, gint_port_t port, uint32_t polarityMask, uint32_t enableMask)
Configure GINT peripheral pins.
- void **GINT_GetConfigPins** (GINT_Type *base, gint_port_t port, uint32_t *polarityMask, uint32_t *enableMask)
Get GINT peripheral pin configuration.
- void **GINT_EnableCallback** (GINT_Type *base)
Enable callback.
- void **GINT_DisableCallback** (GINT_Type *base)
Disable callback.
- static void **GINT_ClrStatus** (GINT_Type *base)
Clear GINT status.
- static uint32_t **GINT_GetStatus** (GINT_Type *base)
Get GINT status.
- void **GINT_Deinit** (GINT_Type *base)
Deinitialize GINT peripheral.

Driver version

- #define **FSL_GINT_DRIVER_VERSION** (MAKE_VERSION(2, 0, 2))
Version 2.0.2.

4.0.30.4 Macro Definition Documentation

4.0.30.4.1 #define FSL_GINT_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))

4.0.30.5 Typedef Documentation

4.0.30.5.1 typedef void(* gint_cb_t)(void)

4.0.30.6 Enumeration Type Documentation

4.0.30.6.1 enum gint_comb_t

Enumerator

- kGINT_CombineOr** A grouped interrupt is generated when any one of the enabled inputs is active.
- kGINT_CombineAnd** A grouped interrupt is generated when all enabled inputs are active.

4.0.30.6.2 enum gint_trig_t

Enumerator

kGINT_TrigEdge Edge triggered based on polarity.
kGINT_TrigLevel Level triggered based on polarity.

4.0.30.7 Function Documentation

4.0.30.7.1 void GINT_Init (GINT_Type * ***base***)

This function initializes the GINT peripheral and enables the clock.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

4.0.30.7.2 void GINT_SetCtrl (GINT_Type * ***base***, gint_comb_t ***comb***, gint_trig_t ***trig***, gint_cb_t ***callback***)

This function sets the control parameters of GINT peripheral.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>comb</i>	Controls if the enabled inputs are logically ORed or ANDed for interrupt generation.
<i>trig</i>	Controls if the enabled inputs are level or edge sensitive based on polarity.
<i>callback</i>	This function is called when configured group interrupt is generated.

Return values

<i>None.</i>	
--------------	--

4.0.30.7.3 void GINT_GetCtrl (GINT_Type * ***base***, gint_comb_t * ***comb***, gint_trig_t * ***trig***, gint_cb_t * ***callback***)

This function returns the control parameters of GINT peripheral.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>comb</i>	Pointer to store combine input value.
<i>trig</i>	Pointer to store trigger value.
<i>callback</i>	Pointer to store callback function.

Return values

<i>None.</i>	
--------------	--

4.0.30.7.4 void GINT_ConfigPins (GINT_Type * *base*, gint_port_t *port*, uint32_t *polarityMask*, uint32_t *enableMask*)

This function enables and controls the polarity of enabled pin(s) of a given port.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>port</i>	Port number.
<i>polarityMask</i>	Each bit position selects the polarity of the corresponding enabled pin. 0 = The pin is active LOW. 1 = The pin is active HIGH.
<i>enableMask</i>	Each bit position selects if the corresponding pin is enabled or not. 0 = The pin is disabled. 1 = The pin is enabled.

Return values

<i>None.</i>	
--------------	--

4.0.30.7.5 void GINT_GetConfigPins (GINT_Type * *base*, gint_port_t *port*, uint32_t * *polarityMask*, uint32_t * *enableMask*)

This function returns the pin configuration of a given port.

Parameters

<i>base</i>	Base address of the GINT peripheral.
<i>port</i>	Port number.
<i>polarityMask</i>	Pointer to store the polarity mask Each bit position indicates the polarity of the corresponding enabled pin. 0 = The pin is active LOW. 1 = The pin is active HIGH.
<i>enableMask</i>	Pointer to store the enable mask. Each bit position indicates if the corresponding pin is enabled or not. 0 = The pin is disabled. 1 = The pin is enabled.

Return values

<i>None.</i>	
--------------	--

4.0.30.7.6 void GINT_EnableCallback (GINT_Type * *base*)

This function enables the interrupt for the selected GINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

4.0.30.7.7 void GINT_DisableCallback (GINT_Type * *base*)

This function disables the interrupt for the selected GINT peripheral. Although the pins are still being monitored but the callback function is not called.

Parameters

<i>base</i>	Base address of the peripheral.
-------------	---------------------------------

Return values

<i>None.</i>	
--------------	--

4.0.30.7.8 static void GINT_ClrStatus (GINT_Type * *base*) [inline], [static]

This function clears the GINT status bit.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

4.0.30.7.9 static uint32_t GINT_GetStatus (GINT_Type * *base*) [inline], [static]

This function returns the GINT status.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>status</i>	= 0 No group interrupt request. = 1 Group interrupt request active.
---------------	---

4.0.30.7.10 void GINT_Deinit (GINT_Type * *base*)

This function disables the GINT clock.

Parameters

<i>base</i>	Base address of the GINT peripheral.
-------------	--------------------------------------

Return values

<i>None.</i>	
--------------	--

4.0.31 IAP: In Application Programming Driver

4.0.31.1 Overview

The MCUXpresso SDK provides a driver for the In Application Programming (IAP).

It provides a set of functions to call the on-chip in application programming interface. User code executing from on-chip RAM can call these function to read information like part id, read and write flash, read and write ffr.

4.0.31.2 In Application Programming operation

[FLASH_Init\(\)](#) Initializes the global flash properties structure members

[FLASH_Erase\(\)](#) Erases the flash sectors encompassed by parameters passed into function

[FLASH_Program\(\)](#) Programs flash with data at locations passed in through parameters

[FLASH_VerifyErase\(\)](#) Verifies an erasure of the desired flash area has been erased

[FLASH_VerifyProgram\(\)](#) Verifies programming of the desired flash area has been programmed

[FLASH_GetProperty\(\)](#) Returns the desired flash property.

[FFR_Init\(\)](#) Generic APIs for FFR

[FFR_Deinit\(\)](#) Generic APIs for FFR

[FFR_CustomerPagesInit\(\)](#) APIs to access CFPA pages

[FFR_InfieldPageWrite\(\)](#) APIs to access CFPA pages

[FFR_GetCustomerInfieldData\(\)](#) APIs to access CMPA pages

[FFR_GetCustomerData\(\)](#) Read data stored in 'Customer Factory CFG Page

[FFR_KeystoreWrite\(\)](#) Read data stored in 'Customer Factory CFG Page

[FFR_KeystoreGetAC\(\)](#) Read data stored in 'Customer Factory CFG Page

[FFR_KeystoreGetKC\(\)](#) Read data stored in 'Customer Factory CFG Page

[FFR_GetUUID\(\)](#) Read data stored in 'NXP Manufacturing Programmed CFG Page

[FFR_GetManufactureData\(\)](#) Read data stored in 'NXP Manufacturing Programmed CFG Page

4.0.31.3 Typical use case

4.0.31.3.1 IAP Basic Operations

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/iap1



Modules

- [IAP_FFR Driver](#)



4.0.32 IAP_FFR Driver

4.0.33 INPUTMUX: Input Multiplexing Driver

4.0.33.1 Overview

The MCUXpresso SDK provides a driver for the Input multiplexing (INPUTMUX).

It configures the inputs to the pin interrupt block, DMA trigger, and frequency measure function. Once configured, the clock is not needed for the inputmux.

4.0.33.2 Input Multiplexing Driver operation

INPUTMUX_AttachSignal function configures the specified input

4.0.33.3 Typical use case

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/inputmux

Files

- file [fsl_inputmux.h](#)
- file [fsl_inputmux_connections.h](#)

Functions

- void [INPUTMUX_Init](#) (INPUTMUX_Type *base)
Initialize INPUTMUX peripheral.
- void [INPUTMUX_AttachSignal](#) (INPUTMUX_Type *base, uint32_t index, [inputmux_connection_t](#) connection)
Attaches a signal.
- void [INPUTMUX_Deinit](#) (INPUTMUX_Type *base)
Deinitialize INPUTMUX peripheral.

Input multiplexing connections

- enum [inputmux_connection_t](#) {
 [kINPUTMUX_SctGpi0ToSct0](#) = 0U + (SCT0_INMUX0 << PMUX_SHIFT) ,
 [kINPUTMUX_DebugHaltedToSct0](#) = 23U + (SCT0_INMUX0 << PMUX_SHIFT) ,
 [kINPUTMUX_I2sSharedWs1ToTimer0Captsel](#) = 24U + (TIMER0CAPTSEL0 << PMUX_SHIF-
 T) ,
 [kINPUTMUX_I2sSharedWs1ToTimer1Captsel](#) = 24U + (TIMER1CAPTSEL0 << PMUX_SHIF-
 T) ,
 [kINPUTMUX_I2sSharedWs1ToTimer2Captsel](#) = 24U + (TIMER2CAPTSEL0 << PMUX_SHIF-


```

T) ,
kINPUTMUX_GpioPort1Pin31ToPintsel = 63U + (PINTSEL0 << PMUX_SHIFT) ,
kINPUTMUX_HashDmaRxToDma0 = 21U + (DMA0_ITRIG_INMUX0 << PMUX_SHIFT) ,
kINPUTMUX_Dma0Adc0Ch1TrigoutToTriginChannels = 22U + (DMA0_OTRIG_INMUX0 <<
PMUX_SHIFT) ,
kINPUTMUX_FreqmeGpioClk_bRef = 7u + (FREQMEAS_REF_REG << PMUX_SHIFT) ,
kINPUTMUX_FreqmeGpioClk_bTarget = 7u + (FREQMEAS_TARGET_REG << PMUX_SHIF-
FT) ,
kINPUTMUX_I2sSharedWs1ToTimer3Captsel = 24U + (TIMER3CAPTSEL0 << PMUX_SHIF-
T) ,
kINPUTMUX_GpioPort0Pin31ToPintSecsel = 31U + (PINTSECSEL0 << PMUX_SHIFT) ,
kINPUTMUX_HashDmaRxToDma1 = 14U + (DMA1_ITRIG_INMUX0 << PMUX_SHIFT) }

```

INPUTMUX connections type.

- #define **SCT0_INMUX0** 0x00U
- Periphinmux IDs.*
- #define **TIMER0CAPTSEL0** 0x20U
- #define **TIMER1CAPTSEL0** 0x40U
- #define **TIMER2CAPTSEL0** 0x60U
- #define **PINTSEL_PMUX_ID** 0xC0U
- #define **PINTSEL0** 0xC0U
- #define **DMA0_ITRIG_INMUX0** 0xE0U
- #define **DMA0_OTRIG_INMUX0** 0x160U
- #define **FREQMEAS_REF_REG** 0x180U
- #define **FREQMEAS_TARGET_REG** 0x184U
- #define **TIMER3CAPTSEL0** 0x1A0U
- #define **TIMER4CAPTSEL0** 0x1C0U
- #define **PINTSECSEL0** 0x1E0U
- #define **DMA1_ITRIG_INMUX0** 0x200U
- #define **DMA1_OTRIG_INMUX0** 0x240U
- #define **PMUX_SHIFT** 20U

Driver version

- #define **FSL_INPUTMUX_DRIVER_VERSION** (MAKE_VERSION(2, 0, 2))
- Group interrupt driver version for SDK.*

4.0.33.4 Enumeration Type Documentation

4.0.33.4.1 enum inputmux_connection_t

Enumerator

```

kINPUTMUX_SctGpi0ToSct0  SCT0 INMUX.
kINPUTMUX_DebugHaltedToSct0  TIMER0 CAPTSEL.
kINPUTMUX_I2sSharedWs1ToTimer0Captsel  TIMER1 CAPTSEL.
kINPUTMUX_I2sSharedWs1ToTimer1Captsel  TIMER2 CAPTSEL.
kINPUTMUX_I2sSharedWs1ToTimer2Captsel  Pin interrupt select.
kINPUTMUX_GpioPort1Pin31ToPintsel  DMA0 Input trigger.

```

kINPUTMUX_HashDmaRxToDma0 DMA0 output trigger.
kINPUTMUX_Dma0Adc0Ch1TrigoutToTriginChannels Selection for frequency measurement reference clock.
kINPUTMUX_FreqmeGpioClk_bRef Selection for frequency measurement target clock.
kINPUTMUX_FreqmeGpioClk_bTarget TIMER3 CAPTSEL.
kINPUTMUX_I2sSharedWs1ToTimer3Captsel Timer4 CAPTSEL.
kINPUTMUX_GpioPort0Pin31ToPintSecsel DMA1 Input trigger.
kINPUTMUX_HashDmaRxToDma1 DMA1 output trigger.

4.0.33.5 Function Documentation

4.0.33.5.1 void INPUTMUX_Init (INPUTMUX_Type * *base*)

This function enables the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
-------------	--

Return values

<i>None.</i>	
--------------	--

4.0.33.5.2 void INPUTMUX_AttachSignal (INPUTMUX_Type * *base*, uint32_t *index*, inputmux_connection_t *connection*)

This function gates the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
<i>index</i>	Destination peripheral to attach the signal to.
<i>connection</i>	Selects connection.

Return values

<i>None.</i>	
--------------	--

4.0.33.5.3 void INPUTMUX_Deinit (INPUTMUX_Type * *base*)

This function disables the INPUTMUX clock.

Parameters

<i>base</i>	Base address of the INPUTMUX peripheral.
-------------	--

Return values

<i>None.</i>	
--------------	--

4.0.34 LPADC: 12-bit SAR Analog-to-Digital Converter Driver

4.0.34.1 Overview

The MCUXpresso SDK provides a peripheral driver for the 12-bit SAR Analog-to-Digital Converter (LP-ADC) module of MCUXpresso SDK devices.

4.0.34.2 Typical use case

4.0.34.2.1 Polling Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/lpadc

4.0.34.2.2 Interrupt Configuration

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/lpadc

Files

- file [fsl_lpadc.h](#)

Data Structures

- struct [lpadc_config_t](#)
LPADC global configuration. [More...](#)
- struct [lpadc_conv_command_config_t](#)
Define structure to keep the configuration for conversion command. [More...](#)
- struct [lpadc_conv_trigger_config_t](#)
Define structure to keep the configuration for conversion trigger. [More...](#)
- struct [lpadc_conv_result_t](#)
Define the structure to keep the conversion result. [More...](#)

Macros

- #define [LPADC_GET_ACTIVE_COMMAND_STATUS](#)(statusVal) ((statusVal & ADC_STAT_CMDACT_MASK) >> ADC_STAT_CMDACT_SHIFT)
Define the MACRO function to get command status from status value.
- #define [LPADC_GET_ACTIVE_TRIGGER_STATUE](#)(statusVal) ((statusVal & ADC_STAT_TRGACT_MASK) >> ADC_STAT_TRGACT_SHIFT)
Define the MACRO function to get trigger status from status value.

Enumerations

- enum `_lpadc_status_flags` {
 `kLPADC_ResultFIFO0OverflowFlag` = `ADC_STAT_FOF0_MASK`,
 `kLPADC_ResultFIFO0ReadyFlag` = `ADC_STAT_RDY0_MASK`,
 `kLPADC_ResultFIFO1OverflowFlag` = `ADC_STAT_FOF1_MASK`,
 `kLPADC_ResultFIFO1ReadyFlag` = `ADC_STAT_RDY1_MASK` }
 Define hardware flags of the module.
- enum `_lpadc_interrupt_enable` {
 `kLPADC_ResultFIFO0OverflowInterruptEnable` = `ADC_IE_FOFIE0_MASK`,
 `kLPADC_FIFO0WatermarkInterruptEnable` = `ADC_IE_FWMIE0_MASK`,
 `kLPADC_ResultFIFO1OverflowInterruptEnable` = `ADC_IE_FOFIE1_MASK`,
 `kLPADC_FIFO1WatermarkInterruptEnable` = `ADC_IE_FWMIE1_MASK` }
 Define interrupt switchers of the module.
- enum `lpadc_sample_scale_mode_t` {
 `kLPADC_SamplePartScale` = `0U`,
 `kLPADC_SampleFullScale` = `1U` }
 Define enumeration of sample scale mode.
- enum `lpadc_sample_channel_mode_t` {
 `kLPADC_SampleChannelSingleEndSideA` = `0U`,
 `kLPADC_SampleChannelSingleEndSideB` = `1U`,
 `kLPADC_SampleChannelDiffBothSide` = `2U`,
 `kLPADC_SampleChannelDualSingleEndBothSide` }
 Define enumeration of channel sample mode.
- enum `lpadc_hardware_average_mode_t` {
 `kLPADC_HardwareAverageCount1` = `0U`,
 `kLPADC_HardwareAverageCount2` = `1U`,
 `kLPADC_HardwareAverageCount4` = `2U`,
 `kLPADC_HardwareAverageCount8` = `3U`,
 `kLPADC_HardwareAverageCount16` = `4U`,
 `kLPADC_HardwareAverageCount32` = `5U`,
 `kLPADC_HardwareAverageCount64` = `6U`,
 `kLPADC_HardwareAverageCount128` = `7U` }
 Define enumeration of hardware average selection.
- enum `lpadc_sample_time_mode_t` {
 `kLPADC_SampleTimeADCK3` = `0U`,
 `kLPADC_SampleTimeADCK5` = `1U`,
 `kLPADC_SampleTimeADCK7` = `2U`,
 `kLPADC_SampleTimeADCK11` = `3U`,
 `kLPADC_SampleTimeADCK19` = `4U`,
 `kLPADC_SampleTimeADCK35` = `5U`,
 `kLPADC_SampleTimeADCK67` = `6U`,
 `kLPADC_SampleTimeADCK131` = `7U` }
 Define enumeration of sample time selection.
- enum `lpadc_hardware_compare_mode_t` {
 `kLPADC_HardwareCompareDisabled` = `0U`,
 `kLPADC_HardwareCompareStoreOnTrue` = `2U`,

- `kLPADC_HardwareCompareRepeatUntilTrue = 3U }`
Define enumeration of hardware compare mode.
- `enum lpadc_conversion_resolution_mode_t {`
`kLPADC_ConversionResolutionStandard = 0U,`
`kLPADC_ConversionResolutionHigh = 1U }`
Define enumeration of conversion resolution mode.
- `enum lpadc_conversion_average_mode_t {`
`kLPADC_ConversionAverage1 = 0U,`
`kLPADC_ConversionAverage2 = 1U,`
`kLPADC_ConversionAverage4 = 2U,`
`kLPADC_ConversionAverage8 = 3U,`
`kLPADC_ConversionAverage16 = 4U,`
`kLPADC_ConversionAverage32 = 5U,`
`kLPADC_ConversionAverage64 = 6U,`
`kLPADC_ConversionAverage128 = 7U }`
Define enumeration of conversion averages mode.
- `enum lpadc_reference_voltage_source_t {`
`kLPADC_ReferenceVoltageAlt1 = 0U,`
`kLPADC_ReferenceVoltageAlt2 = 1U,`
`kLPADC_ReferenceVoltageAlt3 = 2U }`
Define enumeration of reference voltage source.
- `enum lpadc_power_level_mode_t {`
`kLPADC_PowerLevelAlt1 = 0U,`
`kLPADC_PowerLevelAlt2 = 1U,`
`kLPADC_PowerLevelAlt3 = 2U,`
`kLPADC_PowerLevelAlt4 = 3U }`
Define enumeration of power configuration.
- `enum lpadc_trigger_priority_policy_t {`
`kLPADC_TriggerPriorityPreemptImmediately = 0U,`
`kLPADC_TriggerPriorityPreemptSoftly = 1U,`
`kLPADC_TriggerPriorityPreemptSubsequently = 2U }`
Define enumeration of trigger priority policy.

Driver version

- `#define FSL_LPADC_DRIVER_VERSION (MAKE_VERSION(2, 2, 0))`
LPADC driver version 2.2.0.

Initialization & de-initialization.

- `void LPADC_Init (ADC_Type *base, const lpadc_config_t *config)`
Initializes the LPADC module.
- `void LPADC_GetDefaultConfig (lpadc_config_t *config)`
Gets an available pre-defined settings for initial configuration.
- `void LPADC_Deinit (ADC_Type *base)`
De-initializes the LPADC module.
- `static void LPADC_Enable (ADC_Type *base, bool enable)`

- *Switch on/off the LPADC module.*
- static void [LPADC_DoResetFIFO0](#) (ADC_Type *base)
Do reset the conversion FIFO0.
- static void [LPADC_DoResetFIFO1](#) (ADC_Type *base)
Do reset the conversion FIFO1.
- static void [LPADC_DoResetConfig](#) (ADC_Type *base)
Do reset the module's configuration.

Status

- static uint32_t [LPADC_GetStatusFlags](#) (ADC_Type *base)
Get status flags.
- static void [LPADC_ClearStatusFlags](#) (ADC_Type *base, uint32_t mask)
Clear status flags.

Interrupts

- static void [LPADC_EnableInterrupts](#) (ADC_Type *base, uint32_t mask)
Enable interrupts.
- static void [LPADC_DisableInterrupts](#) (ADC_Type *base, uint32_t mask)
Disable interrupts.

DMA Control

- static void [LPADC_EnableFIFO0WatermarkDMA](#) (ADC_Type *base, bool enable)
Switch on/off the DMA trigger for FIFO0 watermark event.
- static void [LPADC_EnableFIFO1WatermarkDMA](#) (ADC_Type *base, bool enable)
Switch on/off the DMA trigger for FIFO1 watermark event.

Trigger and conversion with FIFO.

- static uint32_t [LPADC_GetConvResultCount](#) (ADC_Type *base, uint8_t index)
Get the count of result kept in conversion FIFO.
- bool [LPADC_GetConvResult](#) (ADC_Type *base, [lpadc_conv_result_t](#) *result, uint8_t index)
brief Get the result in conversion FIFO.
- void [LPADC_SetConvTriggerConfig](#) (ADC_Type *base, uint32_t triggerId, const [lpadc_conv_trigger_config_t](#) *config)
Configure the conversion trigger source.
- void [LPADC_GetDefaultConvTriggerConfig](#) ([lpadc_conv_trigger_config_t](#) *config)
Gets an available pre-defined settings for trigger's configuration.
- static void [LPADC_DoSoftwareTrigger](#) (ADC_Type *base, uint32_t triggerIdMask)
Do software trigger to conversion command.
- void [LPADC_SetConvCommandConfig](#) (ADC_Type *base, uint32_t commandId, const [lpadc_conv_command_config_t](#) *config)
Configure conversion command.
- void [LPADC_GetDefaultConvCommandConfig](#) ([lpadc_conv_command_config_t](#) *config)
Gets an available pre-defined settings for conversion command's configuration.
- static void [LPADC_SetOffsetValue](#) (ADC_Type *base, uint32_t valueA, uint32_t valueB)

- *Set proper offset value to trim ADC.*
- static void [LPADC_EnableOffsetCalibration](#) (ADC_Type *base, bool enable)
Enable the offset calibration function.
- void [LPADC_DoOffsetCalibration](#) (ADC_Type *base)
Do offset calibration.
- void [LPADC_DoAutoCalibration](#) (ADC_Type *base)
brief Do auto calibration.
- float [LPADC_MeasureTemperature](#) (ADC_Type *base, uint32_t commandId, uint32_t index)
brief Measure the temperature.

4.0.34.3 Data Structure Documentation

4.0.34.3.1 struct lpadc_config_t

This structure would used to keep the settings for initialization.

Data Fields

- bool [enableInDozeMode](#)
Control system transition to Stop and Wait power modes while ADC is converting.
- [lpadc_conversion_average_mode_t](#) [conversionAverageMode](#)
Auto-Calibration Averages.
- bool [enableAnalogPreliminary](#)
ADC analog circuits are pre-enabled and ready to execute conversions without startup delays(at the cost of higher DC current consumption).
- uint32_t [powerUpDelay](#)
When the analog circuits are not pre-enabled, the ADC analog circuits are only powered while the ADC is active and there is a counted delay defined by this field after an initial trigger transitions the ADC from its Idle state to allow time for the analog circuits to stabilize.
- [lpadc_reference_voltage_source_t](#) [referenceVoltageSource](#)
Selects the voltage reference high used for conversions.
- [lpadc_power_level_mode_t](#) [powerLevelMode](#)
Power Configuration Selection.
- [lpadc_trigger_priority_policy_t](#) [triggerPriorityPolicy](#)
Control how higher priority triggers are handled, see to #lpadc_trigger_priority_policy_mode_t.
- bool [enableConvPause](#)
Enables the ADC pausing function.
- uint32_t [convPauseDelay](#)
Controls the duration of pausing during command execution sequencing.
- uint32_t [FIFO0Watermark](#)
FIFO0Watermark is a programmable threshold setting.
- uint32_t [FIFO1Watermark](#)
FIFO1Watermark is a programmable threshold setting.

4.0.34.3.1.1 Field Documentation

4.0.34.3.1.1.1 `bool lpadc_config_t::enableInDozeMode`

When enabled in Doze mode, immediate entries to Wait or Stop are allowed. When disabled, the ADC will wait for the current averaging iteration/FIFO storage to complete before acknowledging stop or wait mode entry.

4.0.34.3.1.1.2 `lpadc_conversion_average_mode_t lpadc_config_t::conversionAverageMode`

4.0.34.3.1.1.3 `bool lpadc_config_t::enableAnalogPreliminary`

4.0.34.3.1.1.4 `uint32_t lpadc_config_t::powerUpDelay`

The startup delay count of $(\text{powerUpDelay} * 4)$ ADCK cycles must result in a longer delay than the analog startup time.

4.0.34.3.1.1.5 `lpadc_reference_voltage_source_t lpadc_config_t::referenceVoltageSource`

4.0.34.3.1.1.6 `lpadc_power_level_mode_t lpadc_config_t::powerLevelMode`

4.0.34.3.1.1.7 `lpadc_trigger_priority_policy_t lpadc_config_t::triggerPriorityPolicy`

4.0.34.3.1.1.8 `bool lpadc_config_t::enableConvPause`

When enabled, a programmable delay is inserted during command execution sequencing between LOOP iterations, between commands in a sequence, and between conversions when command is executing in "Compare Until True" configuration.

4.0.34.3.1.1.9 `uint32_t lpadc_config_t::convPauseDelay`

The pause delay is a count of $(\text{convPauseDelay} * 4)$ ADCK cycles. Only available when ADC pausing function is enabled. The available value range is in 9-bit.

4.0.34.3.1.1.10 `uint32_t lpadc_config_t::FIFO0Watermark`

When the number of datawords stored in the ADC Result FIFO0 is greater than the value in this field, the ready flag would be asserted to indicate stored data has reached the programmable threshold.

4.0.34.3.1.1.11 `uint32_t lpadc_config_t::FIFO1Watermark`

When the number of datawords stored in the ADC Result FIFO1 is greater than the value in this field, the ready flag would be asserted to indicate stored data has reached the programmable threshold.

4.0.34.3.2 `struct lpadc_conv_command_config_t`

Data Fields

- `lpadc_sample_channel_mode_t sampleChannelMode`

- *Channel sample mode.*
- uint32_t **channelNumber**
Channel number, select the channel or channel pair.
- uint32_t **chainedNextCommandNumber**
Selects the next command to be executed after this command completes.
- bool **enableAutoChannelIncrement**
Loop with increment: when disabled, the "loopCount" field selects the number of times the selected channel is converted consecutively; when enabled, the "loopCount" field defines how many consecutive channels are converted as part of the command execution.
- uint32_t **loopCount**
Selects how many times this command executes before finish and transition to the next command or Idle state.
- lpadc_hardware_average_mode_t **hardwareAverageMode**
Hardware average selection.
- lpadc_sample_time_mode_t **sampleTimeMode**
Sample time selection.
- lpadc_hardware_compare_mode_t **hardwareCompareMode**
Hardware compare selection.
- uint32_t **hardwareCompareValueHigh**
Compare Value High.
- uint32_t **hardwareCompareValueLow**
Compare Value Low.
- lpadc_conversion_resolution_mode_t **conversionResolutionMode**
Conversion resolution mode.
- bool **enableWaitTrigger**
Wait for trigger assertion before execution: when disabled, this command will be automatically executed; when enabled, the active trigger must be asserted again before executing this command.

4.0.34.3.2.1 Field Documentation

4.0.34.3.2.1.1 lpadc_sample_channel_mode_t lpadc_conv_command_config_t::sampleChannel-Mode

4.0.34.3.2.1.2 uint32_t lpadc_conv_command_config_t::channelNumber

4.0.34.3.2.1.3 uint32_t lpadc_conv_command_config_t::chainedNextCommandNumber

1-15 is available, 0 is to terminate the chain after this command.

4.0.34.3.2.1.4 bool lpadc_conv_command_config_t::enableAutoChannelIncrement

4.0.34.3.2.1.5 uint32_t lpadc_conv_command_config_t::loopCount

Command executes LOOP+1 times. 0-15 is available.

4.0.34.3.2.1.6 `lpadc_hardware_average_mode_t` `lpadc_conv_command_config_t::hardwareAverageMode`

4.0.34.3.2.1.7 `lpadc_sample_time_mode_t` `lpadc_conv_command_config_t::sampleTimeMode`

4.0.34.3.2.1.8 `lpadc_hardware_compare_mode_t` `lpadc_conv_command_config_t::hardwareCompareMode`

4.0.34.3.2.1.9 `uint32_t` `lpadc_conv_command_config_t::hardwareCompareValueHigh`

The available value range is in 16-bit.

4.0.34.3.2.1.10 `uint32_t` `lpadc_conv_command_config_t::hardwareCompareValueLow`

The available value range is in 16-bit.

4.0.34.3.2.1.11 `lpadc_conversion_resolution_mode_t` `lpadc_conv_command_config_t::conversionResolutionMode`

4.0.34.3.2.1.12 `bool` `lpadc_conv_command_config_t::enableWaitTrigger`

4.0.34.3.3 `struct` `lpadc_conv_trigger_config_t`

Data Fields

- `uint32_t` [targetCommandId](#)
Select the command from command buffer to execute upon detect of the associated trigger event.
- `uint32_t` [delayPower](#)
Select the trigger delay duration to wait at the start of servicing a trigger event.
- `uint32_t` [priority](#)
Sets the priority of the associated trigger source.
- `bool` [enableHardwareTrigger](#)
Enable hardware trigger source to initiate conversion on the rising edge of the input trigger source or not.

4.0.34.3.3.1 Field Documentation

4.0.34.3.3.1.1 `uint32_t` `lpadc_conv_trigger_config_t::targetCommandId`

4.0.34.3.3.1.2 `uint32_t` `lpadc_conv_trigger_config_t::delayPower`

When this field is clear, then no delay is incurred. When this field is set to a non-zero value, the duration for the delay is $2^{\text{delayPower}}$ ADCK cycles. The available value range is 4-bit.

4.0.34.3.3.1.3 `uint32_t` `lpadc_conv_trigger_config_t::priority`

If two or more triggers have the same priority level setting, the lower order trigger event has the higher priority. The lower value for this field is for the higher priority, the available value range is 1-bit.

4.0.34.3.3.1.4 bool lpadc_conv_trigger_config_t::enableHardwareTrigger

The software trigger is always available.

4.0.34.3.4 struct lpadc_conv_result_t

Data Fields

- uint32_t [commandIdSource](#)
Indicate the command buffer being executed that generated this result.
- uint32_t [loopCountIndex](#)
Indicate the loop count value during command execution that generated this result.
- uint32_t [triggerIdSource](#)
Indicate the trigger source that initiated a conversion and generated this result.
- uint16_t [convValue](#)
Data result.

4.0.34.3.4.1 Field Documentation

4.0.34.3.4.1.1 uint32_t lpadc_conv_result_t::commandIdSource

4.0.34.3.4.1.2 uint32_t lpadc_conv_result_t::loopCountIndex

4.0.34.3.4.1.3 uint32_t lpadc_conv_result_t::triggerIdSource

4.0.34.3.4.1.4 uint16_t lpadc_conv_result_t::convValue

4.0.34.4 Macro Definition Documentation

4.0.34.4.1 #define FSL_LPADC_DRIVER_VERSION (MAKE_VERSION(2, 2, 0))

4.0.34.4.2 #define LPADC_GET_ACTIVE_COMMAND_STATUS(*statusVal*) ((statusVal & ADC_STAT_CMDACT_MASK) >> ADC_STAT_CMDACT_SHIFT)

The statusVal is the return value from [LPADC_GetStatusFlags\(\)](#).

4.0.34.4.3 #define LPADC_GET_ACTIVE_TRIGGER_STATUE(*statusVal*) ((statusVal & ADC_STAT_TRGACT_MASK) >> ADC_STAT_TRGACT_SHIFT)

The statusVal is the return value from [LPADC_GetStatusFlags\(\)](#).

4.0.34.5 Enumeration Type Documentation

4.0.34.5.1 enum _lpadc_status_flags

Enumerator

kLPADC_ResultFIFO0OverflowFlag Indicates that more data has been written to the Result FIFO 0 than it can hold.

kLPADC_ResultFIFO0ReadyFlag Indicates when the number of valid datawords in the result FIFO 0 is greater than the setting watermark level.

kLPADC_ResultFIFO1OverflowFlag Indicates that more data has been written to the Result FIFO 1 than it can hold.

kLPADC_ResultFIFO1ReadyFlag Indicates when the number of valid datawords in the result FIFO 1 is greater than the setting watermark level.

4.0.34.5.2 enum _lpadc_interrupt_enable

Enumerator

kLPADC_ResultFIFO0OverflowInterruptEnable Configures ADC to generate overflow interrupt requests when FOF0 flag is asserted.

kLPADC_FIFO0WatermarkInterruptEnable Configures ADC to generate watermark interrupt requests when RDY0 flag is asserted.

kLPADC_ResultFIFO1OverflowInterruptEnable Configures ADC to generate overflow interrupt requests when FOF1 flag is asserted.

kLPADC_FIFO1WatermarkInterruptEnable Configures ADC to generate watermark interrupt requests when RDY1 flag is asserted.

4.0.34.5.3 enum lpadc_sample_scale_mode_t

The sample scale mode is used to reduce the selected ADC analog channel input voltage level by a factor. The maximum possible voltage on the ADC channel input should be considered when selecting a scale mode to ensure that the reducing factor always results voltage level at or below the VREFH reference. This reducing capability allows conversion of analog inputs higher than VREFH. A-side and B-side channel inputs are both scaled using the scale mode.

Enumerator

kLPADC_SamplePartScale Use divided input voltage signal. (Factor of 30/64).

kLPADC_SampleFullScale Full scale (Factor of 1).

4.0.34.5.4 enum lpadc_sample_channel_mode_t

The channel sample mode configures the channel with single-end/differential/dual-single-end, side A/B.

Enumerator

kLPADC_SampleChannelSingleEndSideA Single end mode, using side A.
kLPADC_SampleChannelSingleEndSideB Single end mode, using side B.
kLPADC_SampleChannelDiffBothSide Differential mode, using A and B.
kLPADC_SampleChannelDualSingleEndBothSide Dual-Single-Ended Mode. Both A side and B side channels are converted independently.

4.0.34.5.5 enum lpadc_hardware_average_mode_t

It Selects how many ADC conversions are averaged to create the ADC result. An internal storage buffer is used to capture temporary results while the averaging iterations are executed.

Enumerator

kLPADC_HardwareAverageCount1 Single conversion.
kLPADC_HardwareAverageCount2 2 conversions averaged.
kLPADC_HardwareAverageCount4 4 conversions averaged.
kLPADC_HardwareAverageCount8 8 conversions averaged.
kLPADC_HardwareAverageCount16 16 conversions averaged.
kLPADC_HardwareAverageCount32 32 conversions averaged.
kLPADC_HardwareAverageCount64 64 conversions averaged.
kLPADC_HardwareAverageCount128 128 conversions averaged.

4.0.34.5.6 enum lpadc_sample_time_mode_t

The shortest sample time maximizes conversion speed for lower impedance inputs. Extending sample time allows higher impedance inputs to be accurately sampled. Longer sample times can also be used to lower overall power consumption when command looping and sequencing is configured and high conversion rates are not required.

Enumerator

kLPADC_SampleTimeADCK3 3 ADCK cycles total sample time.
kLPADC_SampleTimeADCK5 5 ADCK cycles total sample time.
kLPADC_SampleTimeADCK7 7 ADCK cycles total sample time.
kLPADC_SampleTimeADCK11 11 ADCK cycles total sample time.
kLPADC_SampleTimeADCK19 19 ADCK cycles total sample time.
kLPADC_SampleTimeADCK35 35 ADCK cycles total sample time.
kLPADC_SampleTimeADCK67 69 ADCK cycles total sample time.
kLPADC_SampleTimeADCK131 131 ADCK cycles total sample time.

4.0.34.5.7 enum lpadc_hardware_compare_mode_t

After an ADC channel input is sampled and converted and any averaging iterations are performed, this mode setting guides operation of the automatic compare function to optionally only store when the compare operation is true. When compare is enabled, the conversion result is compared to the compare values.

Enumerator

kLPADC_HardwareCompareDisabled Compare disabled.
kLPADC_HardwareCompareStoreOnTrue Compare enabled. Store on true.
kLPADC_HardwareCompareRepeatUntilTrue Compare enabled. Repeat channel acquisition until true.

4.0.34.5.8 enum lpadc_conversion_resolution_mode_t

Configure the resolution bit in specific conversion type. For detailed resolution accuracy, see to #_lpadc_sample_channel_mode

Enumerator

kLPADC_ConversionResolutionStandard Standard resolution. Single-ended 12-bit conversion, Differential 13-bit conversion with 2's complement output.
kLPADC_ConversionResolutionHigh High resolution. Single-ended 16-bit conversion; Differential 16-bit conversion with 2's complement output.

4.0.34.5.9 enum lpadc_conversion_average_mode_t

Configure the conversion average number for auto-calibration.

Enumerator

kLPADC_ConversionAverage1 Single conversion.
kLPADC_ConversionAverage2 2 conversions averaged.
kLPADC_ConversionAverage4 4 conversions averaged.
kLPADC_ConversionAverage8 8 conversions averaged.
kLPADC_ConversionAverage16 16 conversions averaged.
kLPADC_ConversionAverage32 32 conversions averaged.
kLPADC_ConversionAverage64 64 conversions averaged.
kLPADC_ConversionAverage128 128 conversions averaged.

4.0.34.5.10 enum lpadc_reference_voltage_source_t

For detail information, need to check the SoC's specification.

Enumerator

kLPADC_ReferenceVoltageAlt1 Option 1 setting.
kLPADC_ReferenceVoltageAlt2 Option 2 setting.
kLPADC_ReferenceVoltageAlt3 Option 3 setting.

4.0.34.5.11 enum lpadc_power_level_mode_t

Configures the ADC for power and performance. In the highest power setting the highest conversion rates will be possible. Refer to the device data sheet for power and performance capabilities for each setting.

Enumerator

kLPADC_PowerLevelAlt1 Lowest power setting.
kLPADC_PowerLevelAlt2 Next lowest power setting.
kLPADC_PowerLevelAlt3 ...
kLPADC_PowerLevelAlt4 Highest power setting.

4.0.34.5.12 enum lpadc_trigger_priority_policy_t

This selection controls how higher priority triggers are handled.

Enumerator

kLPADC_TriggerPriorityPreemptImmediately If a higher priority trigger is detected during command processing, the current conversion is aborted and the new command specified by the trigger is started.
kLPADC_TriggerPriorityPreemptSoftly If a higher priority trigger is received during command processing, the current conversion is completed (including averaging iterations and compare function if enabled) and stored to the result FIFO before the higher priority trigger/command is initiated.
kLPADC_TriggerPriorityPreemptSubsequently If a higher priority trigger is received during command processing, the current command will be completed (averaging, looping, compare) before servicing the higher priority trigger.

4.0.34.6 Function Documentation

4.0.34.6.1 void LPADC_Init (ADC_Type * *base*, const lpadc_config_t * *config*)

Parameters

<i>base</i>	LPADC peripheral base address.
<i>config</i>	Pointer to configuration structure. See "lpadc_config_t".

4.0.34.6.2 void LPADC_GetDefaultConfig (lpadc_config_t * *config*)

This function initializes the converter configuration structure with an available settings. The default values are:

```
* config->enableInDozeMode      = true;
* config->enableAnalogPreliminary = false;
* config->powerUpDelay           = 0x80;
* config->referenceVoltageSource = kLPADC_ReferenceVoltageAlt1;
* config->powerLevelMode         = kLPADC_PowerLevelAlt1;
* config->triggerPriorityPolicy   = kLPADC_TriggerPriorityPreemptImmediately
*                               ;
* config->enableConvPause        = false;
* config->convPauseDelay         = 0U;
* config->FIFOWatermark          = 0U;
*
```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

4.0.34.6.3 void LPADC_Deinit (ADC_Type * *base*)

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

4.0.34.6.4 static void LPADC_Enable (ADC_Type * *base*, bool *enable*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	switcher to the module.

4.0.34.6.5 static void LPADC_DoResetFIFO0 (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

4.0.34.6.6 static void LPADC_DoResetFIFO1 (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

4.0.34.6.7 static void LPADC_DoResetConfig (ADC_Type * *base*) [inline], [static]

Reset all ADC internal logic and registers, except the Control Register (ADCx_CTRL).

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

4.0.34.6.8 static uint32_t LPADC_GetStatusFlags (ADC_Type * *base*) [inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

Returns

status flags' mask. See to [_lpadc_status_flags](#).

4.0.34.6.9 static void LPADC_ClearStatusFlags (ADC_Type * *base*, uint32_t *mask*) [inline], [static]

Only the flags can be cleared by writing ADCx_STATUS register would be cleared by this API.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for flags to be cleared. See to _lpadc_status_flags .

4.0.34.6.10 `static void LPADC_EnableInterrupts (ADC_Type * base, uint32_t mask)`
[inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address. Mask value for interrupt events. See to _lpadc_interrupt_enable .
-------------	--

4.0.34.6.11 `static void LPADC_DisableInterrupts (ADC_Type * base, uint32_t mask)`
[inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>mask</i>	Mask value for interrupt events. See to _lpadc_interrupt_enable .

4.0.34.6.12 `static void LPADC_EnableFIFO0WatermarkDMA (ADC_Type * base, bool enable)`
[inline], [static]


Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	Switcher to the event.

4.0.34.6.13 `static void LPADC_EnableFIFO1WatermarkDMA (ADC_Type * base, bool enable)`
[inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>enable</i>	Switcher to the event.



4.0.34.6.14 `static uint32_t LPADC_GetConvResultCount (ADC_Type * base, uint8_t index)`
`[inline], [static]`

Parameters

<i>base</i>	LPADC peripheral base address.
<i>index</i>	Result FIFO index.

Returns

The count of result kept in conversion FIFO.

4.0.34.6.15 `bool LPADC_GetConvResult (ADC_Type * base, lpadc_conv_result_t * result, uint8_t index)`

param *base* LPADC peripheral base address. param *result* Pointer to structure variable that keeps the conversion result in conversion FIFO. param *index* Result FIFO index.

return Status whether FIFO entry is valid.

4.0.34.6.16 `void LPADC_SetConvTriggerConfig (ADC_Type * base, uint32_t triggerId, const lpadc_conv_trigger_config_t * config)`

Each programmable trigger can launch the conversion command in command buffer.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>triggerId</i>	ID for each trigger. Typically, the available value range is from 0.
<i>config</i>	Pointer to configuration structure. See to lpadc_conv_trigger_config_t .

4.0.34.6.17 `void LPADC_GetDefaultConvTriggerConfig (lpadc_conv_trigger_config_t * config)`

This function initializes the trigger's configuration structure with an available settings. The default values are:

```
* config->commandIdSource      = 0U;  
* config->loopCountIndex       = 0U;  
* config->triggerIdSource      = 0U;  
* config->enableHardwareTrigger = false;  
*
```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

4.0.34.6.18 `static void LPADC_DoSoftwareTrigger (ADC_Type * base, uint32_t triggerIdMask)`
[inline], [static]

Parameters

<i>base</i>	LPADC peripheral base address.
<i>triggerIdMask</i>	Mask value for software trigger indexes, which count from zero.

4.0.34.6.19 `void LPADC_SetConvCommandConfig (ADC_Type * base, uint32_t commandId, const lpadc_conv_command_config_t * config)`

Parameters

<i>base</i>	LPADC peripheral base address.
<i>commandId</i>	ID for command in command buffer. Typically, the available value range is 1 - 15.
<i>config</i>	Pointer to configuration structure. See to lpadc_conv_command_config_t .

4.0.34.6.20 `void LPADC_GetDefaultConvCommandConfig (lpadc_conv_command_config_t * config)`

This function initializes the conversion command's configuration structure with an available settings. The default values are:

```
* config->sampleScaleMode          = kLPADC_SampleFullScale;
* config->channelSampleMode        = kLPADC_SampleChannelSingleEndSideA
*
* config->channelNumber            = 0U;
* config->chainedNextCmdNumber     = 0U;
* config->enableAutoChannelIncrement = false;
* config->loopCount                = 0U;
* config->hardwareAverageMode       = kLPADC_HardwareAverageCount1;
* config->sampleTimeMode           = kLPADC_SampleTimeADCK3;
* config->hardwareCompareMode       = kLPADC_HardwareCompareDisabled;
* config->hardwareCompareValueHigh  = 0U;
* config->hardwareCompareValueLow   = 0U;
* config->conversionResolutionMode = kLPADC_ConversionResolutionStandard
*
* config->enableWaitTrigger         = false;
*
```

Parameters

<i>config</i>	Pointer to configuration structure.
---------------	-------------------------------------

4.0.34.6.21 `static void LPADC_SetOffsetValue (ADC_Type * base, uint32_t valueA, uint32_t valueB) [inline], [static]`

Set the offset trim value for offset calibration manually.

Parameters

<i>base</i>	LPADC peripheral base address.
<i>valueA</i>	Setting offset value A.
<i>valueB</i>	Setting offset value B.

Note

In normal adc sequence, the values are automatically calculated by LPADC_EnableOffset-Calibration.

4.0.34.6.22 `static void LPADC_EnableOffsetCalibration (ADC_Type * base, bool enable) [inline], [static]`

Parameters

<i>base</i>	LPADC peripheral base address. enable switcher to the calibration function.
-------------	---

4.0.34.6.23 `void LPADC_DoOffsetCalibration (ADC_Type * base)`

Parameters

<i>base</i>	LPADC peripheral base address.
-------------	--------------------------------

4.0.34.6.24 `void LPADC_DoAutoCalibration (ADC_Type * base)`

param base LPADC peripheral base address.

4.0.34.6.25 float LPADC_MeasureTemperature (ADC_Type * *base*, uint32_t *commandId*, uint32_t *index*)

param *base* LPADC peripheral base address. param *commandId* ID for command in command buffer. Typically, the available value range is 1 - 15. param *index* Result FIFO index.

Returns

Temperature value.

4.0.35 CRC: Cyclic Redundancy Check Driver

4.0.35.1 Overview

MCUXpresso SDK provides a peripheral driver for the Cyclic Redundancy Check (CRC) module of MCUXpresso SDK devices.

The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection. The CRC module provides three variants of polynomials, a programmable seed, and other parameters required to implement a 16-bit or 32-bit CRC standard.

4.0.35.2 CRC Driver Initialization and Configuration

[CRC_Init\(\)](#) function enables the clock for the CRC module in the LPC SYSCON block and fully (re-)configures the CRC module according to configuration structure. It also starts checksum computation by writing the seed.

The seed member of the configuration structure is the initial checksum for which new data can be added to. When starting new checksum computation, the seed should be set to the initial checksum per the CRC protocol specification. For continued checksum operation, the seed should be set to the intermediate checksum value as obtained from previous calls to [CRC_GetConfig\(\)](#) function. After [CRC_Init\(\)](#), one or multiple [CRC_WriteData\(\)](#) calls follow to update checksum with data, then [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) follows to read the result. [CRC_Init\(\)](#) can be called as many times as required, which allows for runtime changes of the CRC protocol.

[CRC_GetDefaultConfig\(\)](#) function can be used to set the module configuration structure with parameters for CRC-16/CCITT-FALSE protocol.

[CRC_Deinit\(\)](#) function disables clock to the CRC module.

[CRC_Reset\(\)](#) performs hardware reset of the CRC module.

4.0.35.3 CRC Write Data

The [CRC_WriteData\(\)](#) function is used to add data to actual CRC. Internally it tries to use 32-bit reads and writes for all aligned data in the user buffer and it uses 8-bit reads and writes for all unaligned data in the user buffer. This function can update CRC with user supplied data chunks of arbitrary size, so one can update CRC byte by byte or with all bytes at once. Prior call of CRC configuration function [CRC_Init\(\)](#) fully specifies the CRC module configuration for [CRC_WriteData\(\)](#) call.

4.0.35.4 CRC Get Checksum

The [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) function is used to read the CRC module checksum register. The bit reverse and 1's complement operations are already applied to the result if previously configured. Use [CRC_GetConfig\(\)](#) function to get the actual checksum without bit reverse and 1's complement applied so it can be used as seed when resuming calculation later.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) to get final checksum.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / ... / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) to get final checksum.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_GetConfig\(\)](#) to get intermediate checksum to be used as seed value in future.

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / ... / [CRC_WriteData\(\)](#) / [CRC_GetConfig\(\)](#) to get intermediate checksum.

4.0.35.5 Comments about API usage in RTOS

If multiple RTOS tasks share the CRC module to compute checksums with different data and/or protocols, the following needs to be implemented by the user:

The triplets

[CRC_Init\(\)](#) / [CRC_WriteData\(\)](#) / [CRC_Get16bitResult\(\)](#) or [CRC_Get32bitResult\(\)](#) or [CRC_GetConfig\(\)](#)

Should be protected by RTOS mutex to protect CRC module against concurrent accesses from different tasks. For example: Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/crcRefer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/crcRefer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/crcRefer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/crcRefer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/crcRefer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/crc

Files

- file [fsl_crc.h](#)

Data Structures

- struct [crc_config_t](#)
CRC protocol configuration. [More...](#)

Macros

- #define [CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT](#) 1
Default configuration structure filled by [CRC_GetDefaultConfig\(\)](#).

Enumerations

- enum [crc_polynomial_t](#) {
 [kCRC_Polynomial_CRC_CCITT](#) = 0U,
 [kCRC_Polynomial_CRC_16](#) = 1U,
 [kCRC_Polynomial_CRC_32](#) = 2U }

CRC polynomials to use.

Functions

- void [CRC_Init](#) (CRC_Type *base, const [crc_config_t](#) *config)
Enables and configures the CRC peripheral module.
- static void [CRC_Deinit](#) (CRC_Type *base)
Disables the CRC peripheral module.
- void [CRC_Reset](#) (CRC_Type *base)
resets CRC peripheral module.
- void [CRC_GetDefaultConfig](#) ([crc_config_t](#) *config)
Loads default values to CRC protocol configuration structure.
- void [CRC_GetConfig](#) (CRC_Type *base, [crc_config_t](#) *config)
Loads actual values configured in CRC peripheral to CRC protocol configuration structure.
- void [CRC_WriteData](#) (CRC_Type *base, const uint8_t *data, size_t dataSize)
Writes data to the CRC module.
- static uint32_t [CRC_Get32bitResult](#) (CRC_Type *base)
Reads 32-bit checksum from the CRC module.
- static uint16_t [CRC_Get16bitResult](#) (CRC_Type *base)
Reads 16-bit checksum from the CRC module.

Driver version

- #define [FSL_CRC_DRIVER_VERSION](#) ([MAKE_VERSION](#)(2, 0, 2))
CRC driver version.

4.0.35.6 Data Structure Documentation

4.0.35.6.1 struct [crc_config_t](#)

This structure holds the configuration for the CRC protocol.

Data Fields

- [crc_polynomial_t](#) [polynomial](#)
CRC polynomial.
- bool [reverseIn](#)
Reverse bits on input.
- bool [complementIn](#)
Perform 1's complement on input.
- bool [reverseOut](#)
Reverse bits on output.
- bool [complementOut](#)
Perform 1's complement on output.
- uint32_t [seed](#)
Starting checksum value.

4.0.35.6.1.1 Field Documentation

4.0.35.6.1.1.1 `crc_polynomial_t crc_config_t::polynomial`

4.0.35.6.1.1.2 `bool crc_config_t::reverseIn`

4.0.35.6.1.1.3 `bool crc_config_t::complementIn`

4.0.35.6.1.1.4 `bool crc_config_t::reverseOut`

4.0.35.6.1.1.5 `bool crc_config_t::complementOut`

4.0.35.6.1.1.6 `uint32_t crc_config_t::seed`

4.0.35.7 Macro Definition Documentation

4.0.35.7.1 `#define FSL_CRC_DRIVER_VERSION (MAKE_VERSION(2, 0, 2))`

Version 2.0.2.

Current version: 2.0.2

Change log:

- Version 2.0.0
 - initial version
- Version 2.0.1
 - add explicit type cast when writing to WR_DATA
- Version 2.0.2
 - Fix MISRA issue

4.0.35.7.2 `#define CRC_DRIVER_USE_CRC16_CCITT_FALSE_AS_DEFAULT 1`

Uses CRC-16/CCITT-FALSE as default.

4.0.35.8 Enumeration Type Documentation

4.0.35.8.1 `enum crc_polynomial_t`

Enumerator

kCRC_Polynomial_CRC_CCITT $x^{16}+x^{12}+x^5+1$

kCRC_Polynomial_CRC_16 $x^{16}+x^{15}+x^2+1$

kCRC_Polynomial_CRC_32 $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$

4.0.35.9 Function Documentation

4.0.35.9.1 void CRC_Init (CRC_Type * *base*, const crc_config_t * *config*)

This functions enables the CRC peripheral clock in the LPC SYSCON block. It also configures the CRC engine and starts checksum computation by writing the seed.

Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC module configuration structure.

4.0.35.9.2 static void CRC_Deinit (CRC_Type * *base*) [inline], [static]

This functions disables the CRC peripheral clock in the LPC SYSCON block.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

4.0.35.9.3 void CRC_Reset (CRC_Type * *base*)

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

4.0.35.9.4 void CRC_GetDefaultConfig (crc_config_t * *config*)

Loads default values to CRC protocol configuration structure. The default values are:

```
* config->polynomial = kCRC_Polynomial_CRC_CCITT;
* config->reverseIn = false;
* config->complementIn = false;
* config->reverseOut = false;
* config->complementOut = false;
* config->seed = 0xFFFFFU;
*
```

Parameters

<i>config</i>	CRC protocol configuration structure
---------------	--------------------------------------

4.0.35.9.5 void CRC_GetConfig (CRC_Type * *base*, crc_config_t * *config*)

The values, including seed, can be used to resume CRC calculation later.

Parameters

<i>base</i>	CRC peripheral address.
<i>config</i>	CRC protocol configuration structure

4.0.35.9.6 void CRC_WriteData (CRC_Type * *base*, const uint8_t * *data*, size_t *dataSize*)

Writes input data buffer bytes to CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
<i>data</i>	Input data stream, MSByte in data[0].
<i>dataSize</i>	Size of the input data buffer in bytes.

4.0.35.9.7 static uint32_t CRC_Get32bitResult (CRC_Type * *base*) [inline], [static]

Reads CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

final 32-bit checksum, after configured bit reverse and complement operations.

4.0.35.9.8 static uint16_t CRC_Get16bitResult (CRC_Type * *base*) [inline], [static]

Reads CRC data register.

Parameters

<i>base</i>	CRC peripheral address.
-------------	-------------------------

Returns

final 16-bit checksum, after configured bit reverse and complement operations.

4.0.36 DMA: Direct Memory Access Controller Driver

4.0.36.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Direct Memory Access (DMA) of MCU-Xpresso SDK devices.

4.0.36.2 Typical use case

4.0.36.2.1 DMA Operation

Refer to the driver examples codes located at <SDK_ROOT>/boards/<BOARD>/driver_examples/dma

Files

- file [fsl_dma.h](#)

Data Structures

- struct [dma_descriptor_t](#)
DMA descriptor structure. [More...](#)
- struct [dma_xfercfg_t](#)
DMA transfer configuration. [More...](#)
- struct [dma_channel_trigger_t](#)
DMA channel trigger. [More...](#)
- struct [dma_channel_config_t](#)
DMA channel trigger. [More...](#)
- struct [dma_transfer_config_t](#)
DMA transfer configuration. [More...](#)
- struct [dma_handle_t](#)
DMA transfer handle structure. [More...](#)

Macros

- #define [DMA_MAX_TRANSFER_COUNT](#) 0x400U
DMA max transfer size.
- #define [FSL_FEATURE_DMA_NUMBER_OF_CHANNELS](#)_{n(x)} FSL_FEATURE_DMA_NUMBER_OF_CHANNELS
DMA channel numbers.
- #define [FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE](#) (16U)
DMA head link descriptor table align size.
- #define [DMA_ALLOCATE_HEAD_DESCRIPTOR](#)(name, number) SDK_ALIGN([dma_descriptor_t](#) name[number], FSL_FEATURE_DMA_DESCRIPTOR_ALIGN_SIZE)
DMA head descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.

- #define [DMA_ALLOCATE_HEAD_DESCRIPTOR_AT_NONCACHEABLE](#)(name, number) AT_NONCACHEABLE_SECTION_ALIGN(dma_descriptor_t name[number], FSL_FEATURE_DMA_DESCRIPTOR_ALIGN_SIZE)
DMA head descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.
- #define [DMA_ALLOCATE_LINK_DESCRIPTOR](#)(name, number) SDK_ALIGN(dma_descriptor_t name[number], FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE)
DMA link descriptor table allocate macro To simplify user interface, this macro will help allocate descriptor memory, user just need to provide the name and the number for the allocate descriptor.
- #define [DMA_ALLOCATE_LINK_DESCRIPTOR_AT_NONCACHEABLE](#)(name, number) AT_NONCACHEABLE_SECTION_ALIGN(dma_descriptor_t name[number], FSL_FEATURE_DMA_LINK_DESCRIPTOR_ALIGN_SIZE)
DMA link descriptor table allocate macro at noncacheable section To simplify user interface, this macro will help allocate descriptor memory at noncacheable section, user just need to provide the name and the number for the allocate descriptor.
- #define [DMA_ALLOCATE_DATA_TRANSFER_BUFFER](#)(name, width) SDK_ALIGN(name, width)
DMA transfer buffer address need to align with the transfer width.
- #define [DMA_COMMON_REG_GET](#)(base, channel, reg) (((volatile uint32_t *)&((base)->COMMON[0].reg)))[DMA_CHANNEL_GROUP(channel)]
DMA linked descriptor address align size.
- #define [DMA_DESCRIPTOR_END_ADDRESS](#)(start, inc, bytes, width) ((uint32_t *)((uint32_t)(start) + (inc) * (bytes) - (inc) * (width)))
DMA descriptor end address calculate.
- #define [DMA_CHANNEL_XFER](#)(reload, clrTrig, intA, intB, width, srcInc, dstInc, bytes)
DMA channel transfer configurations macro.

Typedefs

- typedef void(* [dma_callback](#))(struct _dma_handle *handle, void *userData, bool transferDone, uint32_t intmode)
Define Callback function for DMA.

Enumerations

- enum { [kStatus_DMA_Busy](#) = MAKE_STATUS(kStatusGroup_DMA, 0) }
_dma_transfer_status DMA transfer status
- enum {
 [kDMA_AddressInterleave0xWidth](#) = 0U,
 [kDMA_AddressInterleave1xWidth](#) = 1U,
 [kDMA_AddressInterleave2xWidth](#) = 2U,
 [kDMA_AddressInterleave4xWidth](#) = 4U }
_dma_addr_interleave_size dma address interleave size
- enum {
 [kDMA_Transfer8BitWidth](#) = 1U,
 [kDMA_Transfer16BitWidth](#) = 2U,

- ```

kDMA_Transfer32BitWidth = 4U }
 _dma_transfer_width dma transfer width

```
- enum dma\_priority\_t {
 

```

kDMA_ChannelPriority0 = 0,
kDMA_ChannelPriority1,
kDMA_ChannelPriority2,
kDMA_ChannelPriority3,
kDMA_ChannelPriority4,
kDMA_ChannelPriority5,
kDMA_ChannelPriority6,
kDMA_ChannelPriority7 }
 DMA channel priority.

```
  - enum dma\_irq\_t {
 

```

kDMA_IntA,
kDMA_IntB,
kDMA_IntError }
 DMA interrupt flags.

```
  - enum dma\_trigger\_type\_t {
 

```

kDMA_NoTrigger = 0,
kDMA_LowLevelTrigger = DMA_CHANNEL_CFG_HWTRIGEN(1) | DMA_CHANNEL_CFG-
 _TRIGTYPE(1),
kDMA_HighLevelTrigger,
kDMA_FallingEdgeTrigger = DMA_CHANNEL_CFG_HWTRIGEN(1),
kDMA_RisingEdgeTrigger }
 DMA trigger type.

```
  - enum {
 

```

kDMA_BurstSize1 = 0U,
kDMA_BurstSize2 = 1U,
kDMA_BurstSize4 = 2U,
kDMA_BurstSize8 = 3U,
kDMA_BurstSize16 = 4U,
kDMA_BurstSize32 = 5U,
kDMA_BurstSize64 = 6U,
kDMA_BurstSize128 = 7U,
kDMA_BurstSize256 = 8U,
kDMA_BurstSize512 = 9U,
kDMA_BurstSize1024 = 10U }
 _dma_burst_size DMA burst size

```
  - enum dma\_trigger\_burst\_t {

```

kDMA_SingleTransfer = 0,
kDMA_LevelBurstTransfer = DMA_CHANNEL_CFG_TRIGBURST(1),
kDMA_EdgeBurstTransfer1 = DMA_CHANNEL_CFG_TRIGBURST(1),
kDMA_EdgeBurstTransfer2,
kDMA_EdgeBurstTransfer4,
kDMA_EdgeBurstTransfer8,
kDMA_EdgeBurstTransfer16,
kDMA_EdgeBurstTransfer32,
kDMA_EdgeBurstTransfer64,
kDMA_EdgeBurstTransfer128,
kDMA_EdgeBurstTransfer256,
kDMA_EdgeBurstTransfer512,
kDMA_EdgeBurstTransfer1024 }

```

*DMA trigger burst.*

- enum `dma_burst_wrap_t` {
 `kDMA_NoWrap` = 0,
 `kDMA_SrcWrap` = DMA\_CHANNEL\_CFG\_SRCBURSTWRAP(1),
 `kDMA_DstWrap` = DMA\_CHANNEL\_CFG\_DSTBURSTWRAP(1),
 `kDMA_SrcAndDstWrap` }

*DMA burst wrapping.*

- enum `dma_transfer_type_t` {
 `kDMA_MemoryToMemory` = 0x0U,
 `kDMA_PeripheralToMemory`,
 `kDMA_MemoryToPeripheral`,
 `kDMA_StaticToStatic` }

*DMA transfer type.*

## Driver version

- #define `FSL_DMA_DRIVER_VERSION` (`MAKE_VERSION(2, 4, 0)`)  
*DMA driver version.*

## DMA initialization and De-initialization

- void `DMA_Init` (`DMA_Type *base`)  
*Initializes DMA peripheral.*
- void `DMA_Deinit` (`DMA_Type *base`)  
*Deinitializes DMA peripheral.*
- void `DMA_InstallDescriptorMemory` (`DMA_Type *base`, void \*addr)  
*Install DMA descriptor memory.*

## DMA Channel Operation

- static bool `DMA_ChannelIsActive` (`DMA_Type *base`, uint32\_t channel)  
*Return whether DMA channel is processing transfer.*
- static bool `DMA_ChannelIsBusy` (`DMA_Type *base`, uint32\_t channel)

- *Return whether DMA channel is busy.*
- static void [DMA\\_EnableChannelInterrupts](#) (DMA\_Type \*base, uint32\_t channel)  
*Enables the interrupt source for the DMA transfer.*
- static void [DMA\\_DisableChannelInterrupts](#) (DMA\_Type \*base, uint32\_t channel)  
*Disables the interrupt source for the DMA transfer.*
- static void [DMA\\_EnableChannel](#) (DMA\_Type \*base, uint32\_t channel)  
*Enable DMA channel.*
- static void [DMA\\_DisableChannel](#) (DMA\_Type \*base, uint32\_t channel)  
*Disable DMA channel.*
- static void [DMA\\_EnableChannelPeriphRq](#) (DMA\_Type \*base, uint32\_t channel)  
*Set PERIPHREQEN of channel configuration register.*
- static void [DMA\\_DisableChannelPeriphRq](#) (DMA\_Type \*base, uint32\_t channel)  
*Get PERIPHREQEN value of channel configuration register.*
- void [DMA\\_ConfigureChannelTrigger](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_channel\\_trigger\\_t](#) \*trigger)  
*Set trigger settings of DMA channel.*
- void [DMA\\_SetChannelConfig](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_channel\\_trigger\\_t](#) \*trigger, bool isPeriph)  
*set channel config.*
- uint32\_t [DMA\\_GetRemainingBytes](#) (DMA\_Type \*base, uint32\_t channel)  
*Gets the remaining bytes of the current DMA descriptor transfer.*
- static void [DMA\\_SetChannelPriority](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_priority\\_t](#) priority)  
*Set priority of channel configuration register.*
- static [dma\\_priority\\_t](#) [DMA\\_GetChannelPriority](#) (DMA\_Type \*base, uint32\_t channel)  
*Get priority of channel configuration register.*
- static void [DMA\\_SetChannelConfigValid](#) (DMA\_Type \*base, uint32\_t channel)  
*Set channel configuration valid.*
- static void [DMA\\_DoChannelSoftwareTrigger](#) (DMA\_Type \*base, uint32\_t channel)  
*Do software trigger for the channel.*
- static void [DMA\\_LoadChannelTransferConfig](#) (DMA\_Type \*base, uint32\_t channel, uint32\_t xfer)  
*Load channel transfer configurations.*
- void [DMA\\_CreateDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, [dma\\_xfercfg\\_t](#) \*xfercfg, void \*srcAddr, void \*dstAddr, void \*nextDesc)  
*Create application specific DMA descriptor to be used in a chain in transfer.*
- void [DMA\\_SetupDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, uint32\_t xfercfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc)  
*setup dma descriptor*
- void [DMA\\_SetupChannelDescriptor](#) ([dma\\_descriptor\\_t](#) \*desc, uint32\_t xfercfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc, [dma\\_burst\\_wrap\\_t](#) wrapType, uint32\_t burstSize)  
*setup dma channel descriptor*
- void [DMA\\_LoadChannelDescriptor](#) (DMA\_Type \*base, uint32\_t channel, [dma\\_descriptor\\_t](#) \*descriptor)  
*load channel transfer decriptor.*

## DMA Transactional Operation

- void [DMA\\_AbortTransfer](#) ([dma\\_handle\\_t](#) \*handle)  
*Abort running transfer by handle.*
- void [DMA\\_CreateHandle](#) ([dma\\_handle\\_t](#) \*handle, DMA\_Type \*base, uint32\_t channel)  
*Creates the DMA handle.*

- void **DMA\_SetCallback** (**dma\_handle\_t** \*handle, **dma\_callback** callback, void \*userData)  
*Installs a callback function for the DMA transfer.*
- void **DMA\_PrepareTransfer** (**dma\_transfer\_config\_t** \*config, void \*srcAddr, void \*dstAddr, uint32\_t byteWidth, uint32\_t transferBytes, **dma\_transfer\_type\_t** type, void \*nextDesc)  
*Prepares the DMA transfer structure.*
- void **DMA\_PrepareChannelTransfer** (**dma\_channel\_config\_t** \*config, void \*srcStartAddr, void \*dstStartAddr, uint32\_t xferCfg, **dma\_transfer\_type\_t** type, **dma\_channel\_trigger\_t** \*trigger, void \*nextDesc)  
*Prepare channel transfer configurations.*
- **status\_t** **DMA\_SubmitTransfer** (**dma\_handle\_t** \*handle, **dma\_transfer\_config\_t** \*config)  
*Submits the DMA transfer request.*
- void **DMA\_SubmitChannelTransferParameter** (**dma\_handle\_t** \*handle, uint32\_t xferCfg, void \*srcStartAddr, void \*dstStartAddr, void \*nextDesc)  
*Submit channel transfer parameter directly.*
- void **DMA\_SubmitChannelDescriptor** (**dma\_handle\_t** \*handle, **dma\_descriptor\_t** \*descriptor)  
*Submit channel descriptor.*
- **status\_t** **DMA\_SubmitChannelTransfer** (**dma\_handle\_t** \*handle, **dma\_channel\_config\_t** \*config)  
*Submits the DMA channel transfer request.*
- void **DMA\_StartTransfer** (**dma\_handle\_t** \*handle)  
*DMA start transfer.*
- void **DMA\_IRQHandle** (**DMA\_Type** \*base)  
*DMA IRQ handler for descriptor transfer complete.*

### 4.0.36.3 Data Structure Documentation

#### 4.0.36.3.1 struct dma\_descriptor\_t

##### Data Fields

- volatile uint32\_t **xfercfg**  
*Transfer configuration.*
- void \* **srcEndAddr**  
*Last source address of DMA transfer.*
- void \* **dstEndAddr**  
*Last destination address of DMA transfer.*
- void \* **linkToNextDesc**  
*Address of next DMA descriptor in chain.*

#### 4.0.36.3.2 struct dma\_xfercfg\_t

##### Data Fields

- bool **valid**  
*Descriptor is ready to transfer.*
- bool **reload**  
*Reload channel configuration register after current descriptor is exhausted.*
- bool **swtrig**  
*Perform software trigger.*

- bool [clrtrig](#)  
*Clear trigger.*
- bool [intA](#)  
*Raises IRQ when transfer is done and set IRQA status register flag.*
- bool [intB](#)  
*Raises IRQ when transfer is done and set IRQB status register flag.*
- uint8\_t [byteWidth](#)  
*Byte width of data to transfer.*
- uint8\_t [srcInc](#)  
*Increment source address by 'srcInc' x 'byteWidth'.*
- uint8\_t [dstInc](#)  
*Increment destination address by 'dstInc' x 'byteWidth'.*
- uint16\_t [transferCount](#)  
*Number of transfers.*

#### 4.0.36.3.2.1 Field Documentation

##### 4.0.36.3.2.1.1 bool dma\_xfercfg\_t::swtrig

Transfer if fired when 'valid' is set

#### 4.0.36.3.3 struct dma\_channel\_trigger\_t

##### Data Fields

- [dma\\_trigger\\_type\\_t type](#)  
*Select hardware trigger as edge triggered or level triggered.*
- [dma\\_trigger\\_burst\\_t burst](#)  
*Select whether hardware triggers cause a single or burst transfer.*
- [dma\\_burst\\_wrap\\_t wrap](#)  
*Select wrap type, source wrap or dest wrap, or both.*

#### 4.0.36.3.3.1 Field Documentation

##### 4.0.36.3.3.1.1 dma\_trigger\_type\_t dma\_channel\_trigger\_t::type

##### 4.0.36.3.3.1.2 dma\_trigger\_burst\_t dma\_channel\_trigger\_t::burst

##### 4.0.36.3.3.1.3 dma\_burst\_wrap\_t dma\_channel\_trigger\_t::wrap

#### 4.0.36.3.4 struct dma\_channel\_config\_t

##### Data Fields

- void \* [srcStartAddr](#)  
*Source data address.*
- void \* [dstStartAddr](#)  
*Destination data address.*
- void \* [nextDesc](#)  
*Chain custom descriptor.*

- uint32\_t [xferCfg](#)  
*channel transfer configurations*
- [dma\\_channel\\_trigger\\_t](#) \* [trigger](#)  
*DMA trigger type.*
- bool [isPeriph](#)  
*select the request type*

#### 4.0.36.3.5 struct dma\_transfer\_config\_t

##### Data Fields

- uint8\_t \* [srcAddr](#)  
*Source data address.*
- uint8\_t \* [dstAddr](#)  
*Destination data address.*
- uint8\_t \* [nextDesc](#)  
*Chain custom descriptor.*
- [dma\\_xfercfg\\_t](#) [xfercfg](#)  
*Transfer options.*
- bool [isPeriph](#)  
*DMA transfer is driven by peripheral.*

#### 4.0.36.3.6 struct dma\_handle\_t

##### Data Fields

- [dma\\_callback](#) [callback](#)  
*Callback function.*
- void \* [userData](#)  
*Callback function parameter.*
- DMA\_Type \* [base](#)  
*DMA peripheral base address.*
- uint8\_t [channel](#)  
*DMA channel number.*

#### 4.0.36.3.6.1 Field Documentation

##### 4.0.36.3.6.1.1 dma\_callback dma\_handle\_t::callback

Invoked when transfer of descriptor with interrupt flag finishes

#### 4.0.36.4 Macro Definition Documentation

##### 4.0.36.4.1 #define FSL\_DMA\_DRIVER\_VERSION (MAKE\_VERSION(2, 4, 0))

Version 2.4.0.



**4.0.36.4.2** `#define DMA_ALLOCATE_HEAD_DESCRIPTOR( name, number ) SDK_ALIGN(dma-  
_descriptor_t name[number], FSL_FEATURE_DMA_DESCRIPTOR_ALIGN_SIZE)`



#### Parameters

|                      |                                |
|----------------------|--------------------------------|
| <i>name,allocate</i> | decriptor name.                |
| <i>number,number</i> | of descriptor to be allocated. |

**4.0.36.4.3 #define DMA\_ALLOCATE\_HEAD\_DESCRIPTOR\_AT\_NONCACHEABLE( *name*, *number* ) AT\_NONCACHEABLE\_SECTION\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_DESCRIPTOR\_ALIGN\_SIZE)**

#### Parameters

|                      |                                |
|----------------------|--------------------------------|
| <i>name,allocate</i> | decriptor name.                |
| <i>number,number</i> | of descriptor to be allocated. |

**4.0.36.4.4 #define DMA\_ALLOCATE\_LINK\_DESCRIPTOR( *name*, *number* ) SDK\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE)**

#### Parameters

|                      |                                |
|----------------------|--------------------------------|
| <i>name,allocate</i> | decriptor name.                |
| <i>number,number</i> | of descriptor to be allocated. |

**4.0.36.4.5 #define DMA\_ALLOCATE\_LINK\_DESCRIPTOR\_AT\_NONCACHEABLE( *name*, *number* ) AT\_NONCACHEABLE\_SECTION\_ALIGN(dma\_descriptor\_t name[number], FSL\_FEATURE\_DMA\_LINK\_DESCRIPTOR\_ALIGN\_SIZE)**

#### Parameters

|                      |                                |
|----------------------|--------------------------------|
| <i>name,allocate</i> | decriptor name.                |
| <i>number,number</i> | of descriptor to be allocated. |

**4.0.36.4.6 #define DMA\_DESCRIPTOR\_END\_ADDRESS( *start*, *inc*, *bytes*, *width* ) ((uint32\_t \*)((uint32\_t)(start) + (inc) \* (bytes) - (inc) \* (width)))**

## Parameters

|                       |                 |
|-----------------------|-----------------|
| <i>start,start</i>    | address         |
| <i>inc,address</i>    | interleave size |
| <i>bytes,transfer</i> | bytes           |
| <i>width,transfer</i> | width           |

### 4.0.36.4.7 #define DMA\_CHANNEL\_XFER( reload, clrTrig, intA, intB, width, srcInc, dstInc, bytes )

#### Value:

```

DMA_CHANNEL_XFERCFG_CFGVALID_MASK | DMA_CHANNEL_XFERCFG_RELOAD(reload) | DMA_CHANNEL_XFERCFG_CLRTRIG(
 clrTrig) | \
 DMA_CHANNEL_XFERCFG_SETINTA(intA) | DMA_CHANNEL_XFERCFG_SETINTB(intB) |
 \
 DMA_CHANNEL_XFERCFG_WIDTH(width == 4UL ? 2UL : (width - 1UL)) |
 \
 DMA_CHANNEL_XFERCFG_SRCINC(srcInc == (uint32_t)
kDMA_AddressInterleave4xWidth ? (srcInc - 1UL) : srcInc) | \
 DMA_CHANNEL_XFERCFG_DSTINC(dstInc == (uint32_t)
kDMA_AddressInterleave4xWidth ? (dstInc - 1UL) : dstInc) | \
 DMA_CHANNEL_XFERCFG_XFERCOUNT(bytes / width - 1UL)

```

## Parameters

|                                 |                                                               |
|---------------------------------|---------------------------------------------------------------|
| <i>reload,true</i>              | is reload link descriptor after current exhaust, false is not |
| <i>clrTrig,true</i>             | is clear trigger status, wait software trigger, false is not  |
| <i>intA,enable</i>              | interruptA                                                    |
| <i>intB,enable</i>              | interruptB                                                    |
| <i>width,transfer</i>           | width                                                         |
| <i>srcInc,source</i>            | address interleave size                                       |
| <i>dst-<br/>Inc,destination</i> | address interleave size                                       |
| <i>bytes,transfer</i>           | bytes                                                         |

## 4.0.36.5 Typedef Documentation

**4.0.36.5.1** `typedef void(* dma_callback)(struct _dma_handle *handle, void *userData, bool transferDone, uint32_t intmode)`

## 4.0.36.6 Enumeration Type Documentation

### 4.0.36.6.1 anonymous enum

Enumerator

*kStatus\_DMA\_Busy* Channel is busy and can't handle the transfer request.

### 4.0.36.6.2 anonymous enum

Enumerator

*kDMA\_AddressInterleave0xWidth* dma source/destination address no interleave  
*kDMA\_AddressInterleave1xWidth* dma source/destination address interleave 1xwidth  
*kDMA\_AddressInterleave2xWidth* dma source/destination address interleave 2xwidth  
*kDMA\_AddressInterleave4xWidth* dma source/destination address interleave 3xwidth

### 4.0.36.6.3 anonymous enum

Enumerator

*kDMA\_Transfer8BitWidth* dma channel transfer bit width is 8 bit  
*kDMA\_Transfer16BitWidth* dma channel transfer bit width is 16 bit  
*kDMA\_Transfer32BitWidth* dma channel transfer bit width is 32 bit

### 4.0.36.6.4 enum dma\_priority\_t

Enumerator

*kDMA\_ChannelPriority0* Highest channel priority - priority 0.  
*kDMA\_ChannelPriority1* Channel priority 1.  
*kDMA\_ChannelPriority2* Channel priority 2.  
*kDMA\_ChannelPriority3* Channel priority 3.  
*kDMA\_ChannelPriority4* Channel priority 4.  
*kDMA\_ChannelPriority5* Channel priority 5.  
*kDMA\_ChannelPriority6* Channel priority 6.  
*kDMA\_ChannelPriority7* Lowest channel priority - priority 7.

#### 4.0.36.6.5 enum dma\_irq\_t

Enumerator

***kDMA\_IntA*** DMA interrupt flag A.  
***kDMA\_IntB*** DMA interrupt flag B.  
***kDMA\_IntError*** DMA interrupt flag error.

#### 4.0.36.6.6 enum dma\_trigger\_type\_t

Enumerator

***kDMA\_NoTrigger*** Trigger is disabled.  
***kDMA\_LowLevelTrigger*** Low level active trigger.  
***kDMA\_HighLevelTrigger*** High level active trigger.  
***kDMA\_FallingEdgeTrigger*** Falling edge active trigger.  
***kDMA\_RisingEdgeTrigger*** Rising edge active trigger.

#### 4.0.36.6.7 anonymous enum

Enumerator

***kDMA\_BurstSize1*** burst size 1 transfer  
***kDMA\_BurstSize2*** burst size 2 transfer  
***kDMA\_BurstSize4*** burst size 4 transfer  
***kDMA\_BurstSize8*** burst size 8 transfer  
***kDMA\_BurstSize16*** burst size 16 transfer  
***kDMA\_BurstSize32*** burst size 32 transfer  
***kDMA\_BurstSize64*** burst size 64 transfer  
***kDMA\_BurstSize128*** burst size 128 transfer  
***kDMA\_BurstSize256*** burst size 256 transfer  
***kDMA\_BurstSize512*** burst size 512 transfer  
***kDMA\_BurstSize1024*** burst size 1024 transfer

#### 4.0.36.6.8 enum dma\_trigger\_burst\_t

Enumerator

***kDMA\_SingleTransfer*** Single transfer.  
***kDMA\_LevelBurstTransfer*** Burst transfer driven by level trigger.  
***kDMA\_EdgeBurstTransfer1*** Perform 1 transfer by edge trigger.  
***kDMA\_EdgeBurstTransfer2*** Perform 2 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer4*** Perform 4 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer8*** Perform 8 transfers by edge trigger.

***kDMA\_EdgeBurstTransfer16*** Perform 16 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer32*** Perform 32 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer64*** Perform 64 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer128*** Perform 128 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer256*** Perform 256 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer512*** Perform 512 transfers by edge trigger.  
***kDMA\_EdgeBurstTransfer1024*** Perform 1024 transfers by edge trigger.

#### 4.0.36.6.9 enum dma\_burst\_wrap\_t

Enumerator

***kDMA\_NoWrap*** Wrapping is disabled.  
***kDMA\_SrcWrap*** Wrapping is enabled for source.  
***kDMA\_DstWrap*** Wrapping is enabled for destination.  
***kDMA\_SrcAndDstWrap*** Wrapping is enabled for source and destination.

#### 4.0.36.6.10 enum dma\_transfer\_type\_t

Enumerator

***kDMA\_MemoryToMemory*** Transfer from memory to memory (increment source and destination)  
***kDMA\_PeripheralToMemory*** Transfer from peripheral to memory (increment only destination)  
***kDMA\_MemoryToPeripheral*** Transfer from memory to peripheral (increment only source)  
***kDMA\_StaticToStatic*** Peripheral to static memory (do not increment source or destination)

### 4.0.36.7 Function Documentation

#### 4.0.36.7.1 void DMA\_Init ( DMA\_Type \* *base* )

This function enable the DMA clock, set descriptor table and enable DMA peripheral.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DMA peripheral base address. |
|-------------|------------------------------|

#### 4.0.36.7.2 void DMA\_Deinit ( DMA\_Type \* *base* )

This function gates the DMA clock.

#### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | DMA peripheral base address. |
|-------------|------------------------------|

#### 4.0.36.7.3 void DMA\_InstallDescriptorMemory ( DMA\_Type \* *base*, void \* *addr* )

This function used to register DMA descriptor memory for linked transfer, a typical case is ping pong transfer which will request more than one DMA descriptor memory space, although current DMA driver has a default DMA descriptor buffer, but it support one DMA descriptor for one channel only.

#### Parameters

|             |                        |
|-------------|------------------------|
| <i>base</i> | DMA base address.      |
| <i>addr</i> | DMA descriptor address |

#### 4.0.36.7.4 static bool DMA\_ChannelsActive ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

#### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

#### Returns

True for active state, false otherwise.

#### 4.0.36.7.5 static bool DMA\_ChannelsBusy ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

#### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

#### Returns

True for busy state, false otherwise.

#### 4.0.36.7.6 static void DMA\_EnableChannelInterrupts ( DMA\_Type \* *base*, uint32\_t *channel* ) [inline], [static]

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**4.0.36.7.7** `static void DMA_DisableChannelInterrupts ( DMA_Type * base, uint32_t channel ) [inline], [static]`

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**4.0.36.7.8** `static void DMA_EnableChannel ( DMA_Type * base, uint32_t channel ) [inline], [static]`

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**4.0.36.7.9** `static void DMA_DisableChannel ( DMA_Type * base, uint32_t channel ) [inline], [static]`

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**4.0.36.7.10** `static void DMA_EnableChannelPeriphRq ( DMA_Type * base, uint32_t channel ) [inline], [static]`

Parameters

---

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**4.0.36.7.11 static void DMA\_DisableChannelPeriphRq ( DMA\_Type \* *base*, uint32\_t *channel* )**  
**[inline], [static]**

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

Returns

True for enabled PeriphRq, false for disabled.

**4.0.36.7.12 void DMA\_ConfigureChannelTrigger ( DMA\_Type \* *base*, uint32\_t *channel*,  
dma\_channel\_trigger\_t \* *trigger* )**

Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |
| <i>trigger</i> | trigger configuration.       |

**4.0.36.7.13 void DMA\_SetChannelConfig ( DMA\_Type \* *base*, uint32\_t *channel*,  
dma\_channel\_trigger\_t \* *trigger*, bool *isPeriph* )**

This function provide a interface to configure channel configuration registers.

Parameters

|                 |                                       |
|-----------------|---------------------------------------|
| <i>base</i>     | DMA base address.                     |
| <i>channel</i>  | DMA channel number.                   |
| <i>trigger</i>  | channel configurations structure.     |
| <i>isPeriph</i> | true is periph request, false is not. |

**4.0.36.7.14 uint32\_t DMA\_GetRemainingBytes ( DMA\_Type \* *base*, uint32\_t *channel* )**



#### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

#### Returns

The number of bytes which have not been transferred yet.

**4.0.36.7.15** `static void DMA_SetChannelPriority ( DMA_Type * base, uint32_t channel, dma_priority_t priority ) [inline], [static]`

#### Parameters

|                 |                              |
|-----------------|------------------------------|
| <i>base</i>     | DMA peripheral base address. |
| <i>channel</i>  | DMA channel number.          |
| <i>priority</i> | Channel priority value.      |

**4.0.36.7.16** `static dma_priority_t DMA_GetChannelPriority ( DMA_Type * base, uint32_t channel ) [inline], [static]`

#### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

#### Returns

Channel priority value.

**4.0.36.7.17** `static void DMA_SetChannelConfigValid ( DMA_Type * base, uint32_t channel ) [inline], [static]`

#### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |



**4.0.36.7.18** `static void DMA_DoChannelSoftwareTrigger ( DMA_Type * base, uint32_t channel )`  
`[inline], [static]`

#### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |

**4.0.36.7.19** `static void DMA_LoadChannelTransferConfig ( DMA_Type * base, uint32_t channel,  
uint32_t xfer ) [inline], [static]`

#### Parameters

|                |                              |
|----------------|------------------------------|
| <i>base</i>    | DMA peripheral base address. |
| <i>channel</i> | DMA channel number.          |
| <i>xfer</i>    | transfer configurations.     |

**4.0.36.7.20** `void DMA_CreateDescriptor ( dma_descriptor_t * desc, dma_xfercfg_t * xfercfg,  
void * srcAddr, void * dstAddr, void * nextDesc )`

#### Parameters

|                 |                                            |
|-----------------|--------------------------------------------|
| <i>desc</i>     | DMA descriptor address.                    |
| <i>xfercfg</i>  | Transfer configuration for DMA descriptor. |
| <i>srcAddr</i>  | Address of last item to transmit           |
| <i>dstAddr</i>  | Address of last item to receive.           |
| <i>nextDesc</i> | Address of next descriptor in chain.       |

**4.0.36.7.21** `void DMA_SetupDescriptor ( dma_descriptor_t * desc, uint32_t xfercfg, void *  
srcStartAddr, void * dstStartAddr, void * nextDesc )`

Note: This function do not support configure wrap descriptor.

#### Parameters

|                |                                            |
|----------------|--------------------------------------------|
| <i>desc</i>    | DMA descriptor address.                    |
| <i>xfercfg</i> | Transfer configuration for DMA descriptor. |

|                     |                                       |
|---------------------|---------------------------------------|
| <i>srcStartAddr</i> | Start address of source address.      |
| <i>dstStartAddr</i> | Start address of destination address. |
| <i>nextDesc</i>     | Address of next descriptor in chain.  |

**4.0.36.7.22 void DMA\_SetupChannelDescriptor ( dma\_descriptor\_t \* *desc*, uint32\_t *xfercfg*, void \* *srcStartAddr*, void \* *dstStartAddr*, void \* *nextDesc*, dma\_burst\_wrap\_t *wrapType*, uint32\_t *burstSize* )**

Note: This function support configure wrap descriptor.

Parameters

|                     |                                                      |
|---------------------|------------------------------------------------------|
| <i>desc</i>         | DMA descriptor address.                              |
| <i>xfercfg</i>      | Transfer configuration for DMA descriptor.           |
| <i>srcStartAddr</i> | Start address of source address.                     |
| <i>dstStartAddr</i> | Start address of destination address.                |
| <i>nextDesc</i>     | Address of next descriptor in chain.                 |
| <i>wrapType</i>     | burst wrap type.                                     |
| <i>burstSize</i>    | burst size, reference <code>_dma_burst_size</code> . |

**4.0.36.7.23 void DMA\_LoadChannelDescriptor ( DMA\_Type \* *base*, uint32\_t *channel*, dma\_descriptor\_t \* *descriptor* )**

This function can be used to load descriptor to driver internal channel descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

1. for the polling transfer, application can allocate a local descriptor memory table to prepare a descriptor firstly and then call this api to load the configured descriptor to driver descriptor table.

```
* DMA_Init(DMA0);
* DMA_EnableChannel(DMA0, DEMO_DMA_CHANNEL);
* DMA_SetupDescriptor(desc, xferCfg, s_srcBuffer, &s_destBuffer[0], NULL);
* DMA_LoadChannelDescriptor(DMA0, DEMO_DMA_CHANNEL, (
 dma_descriptor_t *)desc);
* DMA_DoChannelSoftwareTrigger(DMA0, DEMO_DMA_CHANNEL);
* while(DMA_ChannelIsBusy(DMA0, DEMO_DMA_CHANNEL))
* {}
*
```

#### Parameters

|                   |                            |
|-------------------|----------------------------|
| <i>base</i>       | DMA base address.          |
| <i>channel</i>    | DMA channel.               |
| <i>descriptor</i> | configured DMA descriptor. |

#### 4.0.36.7.24 void DMA\_AbortTransfer ( dma\_handle\_t \* *handle* )

This function aborts DMA transfer specified by handle.

#### Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

#### 4.0.36.7.25 void DMA\_CreateHandle ( dma\_handle\_t \* *handle*, DMA\_Type \* *base*, uint32\_t *channel* )

This function is called if using transaction API for DMA. This function initializes the internal state of DMA handle.

#### Parameters


|                |                                                                             |
|----------------|-----------------------------------------------------------------------------|
| <i>handle</i>  | DMA handle pointer. The DMA handle stores callback function and parameters. |
| <i>base</i>    | DMA peripheral base address.                                                |
| <i>channel</i> | DMA channel number.                                                         |

#### 4.0.36.7.26 void DMA\_SetCallback ( dma\_handle\_t \* *handle*, dma\_callback *callback*, void \* *userData* )

This callback is called in DMA IRQ handler. Use the callback to do something after the current major loop transfer completes.

#### Parameters

|                 |                                  |
|-----------------|----------------------------------|
| <i>handle</i>   | DMA handle pointer.              |
| <i>callback</i> | DMA callback function pointer.   |
| <i>userData</i> | Parameter for callback function. |



**4.0.36.7.27** void DMA\_PrepareTransfer ( dma\_transfer\_config\_t \* *config*, void \* *srcAddr*, void \* *dstAddr*, uint32\_t *byteWidth*, uint32\_t *transferBytes*, dma\_transfer\_type\_t *type*, void \* *nextDesc* )

## Parameters

|                      |                                                          |
|----------------------|----------------------------------------------------------|
| <i>config</i>        | The user configuration structure of type dma_transfer_t. |
| <i>srcAddr</i>       | DMA transfer source address.                             |
| <i>dstAddr</i>       | DMA transfer destination address.                        |
| <i>byteWidth</i>     | DMA transfer destination address width(bytes).           |
| <i>transferBytes</i> | DMA transfer bytes to be transferred.                    |
| <i>type</i>          | DMA transfer type.                                       |
| <i>nextDesc</i>      | Chain custom descriptor to transfer.                     |

## Note

The data address and the data width must be consistent. For example, if the SRC is 4 bytes, so the source address must be 4 bytes aligned, or it shall result in source address error(SAE).

**4.0.36.7.28** void DMA\_PrepareChannelTransfer ( dma\_channel\_config\_t \* *config*, void \* *srcStartAddr*, void \* *dstStartAddr*, uint32\_t *xferCfg*, dma\_transfer\_type\_t *type*, dma\_channel\_trigger\_t \* *trigger*, void \* *nextDesc* )

This function used to prepare channel transfer configurations.

## Parameters

|                     |                                                                                            |
|---------------------|--------------------------------------------------------------------------------------------|
| <i>config</i>       | Pointer to DMA channel transfer configuration structure.                                   |
| <i>srcStartAddr</i> | source start address.                                                                      |
| <i>dstStartAddr</i> | destination start address.                                                                 |
| <i>xferCfg</i>      | xfer configuration, user can reference DMA_CHANNEL_XFER about to how to get xferCfg value. |
| <i>type</i>         | transfer type.                                                                             |
| <i>trigger</i>      | DMA channel trigger configurations.                                                        |
| <i>nextDesc</i>     | address of next descriptor.                                                                |

**4.0.36.7.29** status\_t DMA\_SubmitTransfer ( dma\_handle\_t \* *handle*, dma\_transfer\_config\_t \* *config* )

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time.

## Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>handle</i> | DMA handle pointer.                              |
| <i>config</i> | Pointer to DMA transfer configuration structure. |

## Return values

|                              |                                                                     |
|------------------------------|---------------------------------------------------------------------|
| <i>kStatus_DMA_Success</i>   | It means submit transfer request succeed.                           |
| <i>kStatus_DMA_QueueFull</i> | It means TCD queue is full. Submit transfer request is not allowed. |
| <i>kStatus_DMA_Busy</i>      | It means the given channel is busy, need to submit request later.   |

### 4.0.36.7.30 void DMA\_SubmitChannelTransferParameter ( dma\_handle\_t \* *handle*, uint32\_t *xfercfg*, void \* *srcStartAddr*, void \* *dstStartAddr*, void \* *nextDesc* )

This function used to configure channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, it is useful for the case:

1. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

```
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelTransferParameter(handle,
 DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, srcInc, dstInc,
bytes), srcStartAddr, dstStartAddr, NULL);
DMA_StartTransfer(handle)
*
```

2. for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```
define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc[3]);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc2);
DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, NULL);
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelTransferParameter(handle,
 DMA_CHANNEL_XFER(reload, clrTrig, intA, intB, width, srcInc, dstInc,
bytes), srcStartAddr, dstStartAddr, nextDesc0);
DMA_StartTransfer(handle);
*
```



## Parameters

|                     |                                                                                            |
|---------------------|--------------------------------------------------------------------------------------------|
| <i>handle</i>       | Pointer to DMA handle.                                                                     |
| <i>xferCfg</i>      | xfer configuration, user can reference DMA_CHANNEL_XFER about to how to get xferCfg value. |
| <i>srcStartAddr</i> | source start address.                                                                      |
| <i>dstStartAddr</i> | destination start address.                                                                 |
| <i>nextDesc</i>     | address of next descriptor.                                                                |

### 4.0.36.7.31 void DMA\_SubmitChannelDescriptor ( dma\_handle\_t \* *handle*, dma\_descriptor\_t \* *descriptor* )

This function used to configure channel head descriptor that is used to start DMA transfer, the head descriptor table is defined in DMA driver, this function is typical for the ping pong case:

1. for the ping pong case, application should responsible for the descriptor, for example, application should prepare two descriptor table with macro.

```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc[2]);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc0);
DMA_SetChannelConfig(base, channel, trigger, isPeriph);
DMA_CreateHandle(handle, base, channel)
DMA_SubmitChannelDescriptor(handle, nextDesc0);
DMA_StartTransfer(handle);
*
```

## Parameters

|                   |                        |
|-------------------|------------------------|
| <i>handle</i>     | Pointer to DMA handle. |
| <i>descriptor</i> | descriptor to submit.  |

### 4.0.36.7.32 status\_t DMA\_SubmitChannelTransfer ( dma\_handle\_t \* *handle*, dma\_channel\_config\_t \* *config* )

This function submits the DMA transfer request according to the transfer configuration structure. If the user submits the transfer request repeatedly, this function packs an unprocessed request as a TCD and enables scatter/gather feature to process it in the next time. It is used for the case:

1. for the single transfer, application doesn't need to allocate descriptor table, the head descriptor can be used for it.

```

DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config, srcStartAddr, dstStartAddr, xferCfg, type,
 trigger, NULL);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)

```

\*

- for the linked transfer, application should responsible for link descriptor, for example, if 4 transfer is required, then application should prepare three descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc);
DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc2);
DMA_SetupDescriptor(nextDesc2, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, NULL);
DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config, srcStartAddr, dstStartAddr, xferCfg, type,
 trigger, nextDesc0);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)

```

\*

- for the ping pong case, application should responsible for link descriptor, for example, application should prepare two descriptor table with macro , the head descriptor in driver can be used for the first transfer descriptor.

```

define link descriptor table in application with macro
DMA_ALLOCATE_LINK_DESCRIPTOR(nextDesc);

DMA_SetupDescriptor(nextDesc0, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc1);
DMA_SetupDescriptor(nextDesc1, DMA_CHANNEL_XFER(reload, clrTrig,
 intA, intB, width, srcInc, dstInc, bytes),
srcStartAddr, dstStartAddr, nextDesc0);
DMA_CreateHandle(handle, base, channel)
DMA_PrepareChannelTransfer(config, srcStartAddr, dstStartAddr, xferCfg, type,
 trigger, nextDesc0);
DMA_SubmitChannelTransfer(handle, config)
DMA_StartTransfer(handle)

```

\*

## Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>handle</i> | DMA handle pointer.                              |
| <i>config</i> | Pointer to DMA transfer configuration structure. |

Return values

|                              |                                                                     |
|------------------------------|---------------------------------------------------------------------|
| <i>kStatus_DMA_Success</i>   | It means submit transfer request succeed.                           |
| <i>kStatus_DMA_QueueFull</i> | It means TCD queue is full. Submit transfer request is not allowed. |
| <i>kStatus_DMA_Busy</i>      | It means the given channel is busy, need to submit request later.   |

#### 4.0.36.7.33 void DMA\_StartTransfer ( dma\_handle\_t \* *handle* )

This function enables the channel request. User can call this function after submitting the transfer request. It will trigger transfer start with software trigger only when hardware trigger is not used.

Parameters

|               |                     |
|---------------|---------------------|
| <i>handle</i> | DMA handle pointer. |
|---------------|---------------------|

#### 4.0.36.7.34 void DMA\_IRQHandle ( DMA\_Type \* *base* )

This function clears the channel major interrupt flag and call the callback function if it is not NULL.

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | DMA base address. |
|-------------|-------------------|

## 4.0.37 GPIO: General Purpose I/O

### 4.0.37.1 Overview

The MCUXpresso SDK provides a peripheral driver for the General Purpose I/O (GPIO) module of MCUXpresso SDK devices.

### 4.0.37.2 Function groups

#### 4.0.37.2.1 Initialization and deinitialization

The function [GPIO\\_PinInit\(\)](#) initializes the GPIO with specified configuration.

#### 4.0.37.2.2 Pin manipulation

The function [GPIO\\_PinWrite\(\)](#) set output state of selected GPIO pin. The function [GPIO\\_PinRead\(\)](#) read input value of selected GPIO pin.

#### 4.0.37.2.3 Port manipulation

The function [GPIO\\_PortSet\(\)](#) sets the output level of selected GPIO pins to the logic 1. The function [GPIO\\_PortClear\(\)](#) sets the output level of selected GPIO pins to the logic 0. The function [GPIO\\_PortToggle\(\)](#) reverse the output level of selected GPIO pins. The function [GPIO\\_PortRead\(\)](#) read input value of selected port.

#### 4.0.37.2.4 Port masking

The function [GPIO\\_PortMaskedSet\(\)](#) set port mask, only pins masked by 0 will be enabled in following functions. The function [GPIO\\_PortMaskedWrite\(\)](#) sets the state of selected GPIO port, only pins masked by 0 will be affected. The function [GPIO\\_PortMaskedRead\(\)](#) reads the state of selected GPIO port, only pins masked by 0 are enabled for read, pins masked by 1 are read as 0.

### 4.0.37.3 Typical use case

Example use of GPIO API. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/gpio

#### Files

- file [fsl\\_gpio.h](#)

## Data Structures

- struct [gpio\\_pin\\_config\\_t](#)  
*The GPIO pin configuration structure. [More...](#)*

## Enumerations

- enum [gpio\\_pin\\_direction\\_t](#) {  
    [kGPIO\\_DigitalInput](#) = 0U,  
    [kGPIO\\_DigitalOutput](#) = 1U }  
*LPC GPIO direction definition.*

## Functions

- static void [GPIO\\_PortSet](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void [GPIO\\_PortClear](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void [GPIO\\_PortToggle](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t mask)  
*Reverses current output logic of the multiple GPIO pins.*

## Driver version

- #define [FSL\\_GPIO\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 5))  
*LPC GPIO driver version.*

## GPIO Configuration

- void [GPIO\\_PortInit](#) (GPIO\_Type \*base, uint32\_t port)  
*Initializes the GPIO peripheral.*
- void [GPIO\\_PinInit](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin, const [gpio\\_pin\\_config\\_t](#) \*config)  
*Initializes a GPIO pin used by the board.*

## GPIO Output Operations

- static void [GPIO\\_PinWrite](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin, uint8\_t output)  
*Sets the output level of the one GPIO pin to the logic 1 or 0.*

## GPIO Input Operations

- static uint32\_t [GPIO\\_PinRead](#) (GPIO\_Type \*base, uint32\_t port, uint32\_t pin)  
*Reads the current input value of the GPIO PIN.*

## 4.0.37.4 Data Structure Documentation

### 4.0.37.4.1 struct gpio\_pin\_config\_t

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused.

#### Data Fields

- [gpio\\_pin\\_direction\\_t pinDirection](#)  
*GPIO direction, input or output.*
- [uint8\\_t outputLogic](#)  
*Set default output logic, no use in input.*

## 4.0.37.5 Macro Definition Documentation

### 4.0.37.5.1 #define FSL\_GPIO\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 5))

## 4.0.37.6 Enumeration Type Documentation

### 4.0.37.6.1 enum gpio\_pin\_direction\_t

Enumerator

*kGPIO\_DigitalInput* Set current pin as digital input.  
*kGPIO\_DigitalOutput* Set current pin as digital output.

## 4.0.37.7 Function Documentation

### 4.0.37.7.1 void GPIO\_PortInit ( GPIO\_Type \* *base*, uint32\_t *port* )

This function ungates the GPIO clock.

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | GPIO peripheral base pointer. |
| <i>port</i> | GPIO port number.             |

### 4.0.37.7.2 void GPIO\_PinInit ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin*, const gpio\_pin\_config\_t \* *config* )

To initialize the GPIO, define a pin configuration, either input or output, in the user file. Then, call the [GPIO\\_PinInit\(\)](#) function.

This is an example to define an input pin or output pin configuration:

```

* Define a digital input pin configuration,
* gpio_pin_config_t config =
* {
* kGPIO_DigitalInput,
* 0,
* }
* Define a digital output pin configuration,
* gpio_pin_config_t config =
* {
* kGPIO_DigitalOutput,
* 0,
* }
*

```

#### Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i>   | GPIO port number                             |
| <i>pin</i>    | GPIO pin number                              |
| <i>config</i> | GPIO pin configuration pointer               |

#### 4.0.37.7.3 static void GPIO\_PinWrite ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin*, uint8\_t *output* ) [inline], [static]

#### Parameters

|               |                                                                                                                                                                                        |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | GPIO peripheral base pointer(Typically GPIO)                                                                                                                                           |
| <i>port</i>   | GPIO port number                                                                                                                                                                       |
| <i>pin</i>    | GPIO pin number                                                                                                                                                                        |
| <i>output</i> | GPIO pin output logic level. <ul style="list-style-type: none"> <li>• 0: corresponding pin output low-logic level.</li> <li>• 1: corresponding pin output high-logic level.</li> </ul> |

#### 4.0.37.7.4 static uint32\_t GPIO\_PinRead ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *pin* ) [inline], [static]

#### Parameters

|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i> | GPIO port number                             |
| <i>pin</i>  | GPIO pin number                              |

Return values

|             |                                                                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>GPIO</i> | port input value <ul style="list-style-type: none"> <li>• 0: corresponding pin input low-logic level.</li> <li>• 1: corresponding pin input high-logic level.</li> </ul> |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

**4.0.37.7.5 static void GPIO\_PortSet ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* )**  
**[inline], [static]**

Parameters

|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i> | GPIO port number                             |
| <i>mask</i> | GPIO pin number macro                        |

**4.0.37.7.6 static void GPIO\_PortClear ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* )**  
**[inline], [static]**

Parameters

|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i> | GPIO port number                             |
| <i>mask</i> | GPIO pin number macro                        |

**4.0.37.7.7 static void GPIO\_PortToggle ( GPIO\_Type \* *base*, uint32\_t *port*, uint32\_t *mask* )**  
**[inline], [static]**

Parameters



|             |                                              |
|-------------|----------------------------------------------|
| <i>base</i> | GPIO peripheral base pointer(Typically GPIO) |
| <i>port</i> | GPIO port number                             |
| <i>mask</i> | GPIO pin number macro                        |

## 4.0.38 IOCON: I/O pin configuration

### 4.0.38.1 Overview

The MCUXpresso SDK provides a peripheral driver for the I/O pin configuration (IOCON) module of MCUXpresso SDK devices.

### 4.0.38.2 Function groups

#### 4.0.38.2.1 Pin mux set

The function `IOCONPinMuxSet()` set pinmux for single pin according to selected configuration.

#### 4.0.38.2.2 Pin mux set

The function `IOCON_SetPinMuxing()` set pinmux for group of pins according to selected configuration.

### 4.0.38.3 Typical use case

Example use of IOCON API to selection of GPIO mode. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/iocon`

## Files

- file [fsl\\_iocon.h](#)

## Data Structures

- struct [iocon\\_group\\_t](#)  
*Array of IOCON pin definitions passed to `IOCON_SetPinMuxing()` must be in this format. [More...](#)*

## Macros

- #define [IOCON\\_FUNC0](#) 0x0  
*IOCON function and mode selection definitions.*
- #define [IOCON\\_FUNC1](#) 0x1  
*Selects pin function 1.*
- #define [IOCON\\_FUNC2](#) 0x2  
*Selects pin function 2.*
- #define [IOCON\\_FUNC3](#) 0x3  
*Selects pin function 3.*
- #define [IOCON\\_FUNC4](#) 0x4  
*Selects pin function 4.*
- #define [IOCON\\_FUNC5](#) 0x5

- *Selects pin function 5.*  
• #define [IOCON\\_FUNC6](#) 0x6  
*Selects pin function 6.*
- #define [IOCON\\_FUNC7](#) 0x7  
*Selects pin function 7.*
- #define [IOCON\\_FUNC8](#) 0x8  
*Selects pin function 8.*
- #define [IOCON\\_FUNC9](#) 0x9  
*Selects pin function 9.*
- #define [IOCON\\_FUNC10](#) 0xA  
*Selects pin function 10.*
- #define [IOCON\\_FUNC11](#) 0xB  
*Selects pin function 11.*
- #define [IOCON\\_FUNC12](#) 0xC  
*Selects pin function 12.*
- #define [IOCON\\_FUNC13](#) 0xD  
*Selects pin function 13.*
- #define [IOCON\\_FUNC14](#) 0xE  
*Selects pin function 14.*
- #define [IOCON\\_FUNC15](#) 0xF  
*Selects pin function 15.*

## Functions

- `__STATIC_INLINE void IOCON\_PinMuxSet (IOCON_Type *base, uint8_t port, uint8_t pin, uint32_t modefunc)`  
*Sets I/O Control pin mux.*
- `__STATIC_INLINE void IOCON\_SetPinMuxing (IOCON_Type *base, const iocon\_group\_t *pin-Array, uint32_t arrayLength)`  
*Set all I/O Control pin muxing.*

## Driver version

- #define [FSL\\_IOCON\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 1))  
*IOCON driver version 2.1.1.*

### 4.0.38.4 Data Structure Documentation

#### 4.0.38.4.1 struct [iocon\\_group\\_t](#)

### 4.0.38.5 Macro Definition Documentation

#### 4.0.38.5.1 #define [FSL\\_IOCON\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 1))

#### 4.0.38.5.2 #define [IOCON\\_FUNC0](#) 0x0

## Note

See the User Manual for specific modes and functions supported by the various pins. Selects pin function 0

### 4.0.38.6 Function Documentation

#### 4.0.38.6.1 `__STATIC_INLINE void IOCON_PinMuxSet ( IOCON_Type * base, uint8_t port, uint8_t pin, uint32_t modefunc )`

##### Parameters

|                 |                                            |
|-----------------|--------------------------------------------|
| <i>base</i>     | : The base of IOCON peripheral on the chip |
| <i>port</i>     | : GPIO port to mux                         |
| <i>pin</i>      | : GPIO pin to mux                          |
| <i>modefunc</i> | : OR'ed values of type IOCON_*             |

##### Returns

Nothing

#### 4.0.38.6.2 `__STATIC_INLINE void IOCON_SetPinMuxing ( IOCON_Type * base, const iocon_group_t * pinArray, uint32_t arrayLength )`

##### Parameters

|                    |                                            |
|--------------------|--------------------------------------------|
| <i>base</i>        | : The base of IOCON peripheral on the chip |
| <i>pinArray</i>    | : Pointer to array of pin mux selections   |
| <i>arrayLength</i> | : Number of entries in pinArray            |

##### Returns

Nothing

## 4.0.39 RTC: Real Time Clock

### 4.0.39.1 Overview

The MCUXpresso SDK provides a driver for the Real Time Clock (RTC).

### 4.0.39.2 Function groups

The RTC driver supports operating the module as a time counter.

#### 4.0.39.2.1 Initialization and deinitialization

The function [RTC\\_Init\(\)](#) initializes the RTC with specified configurations. The function [RTC\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [RTC\\_Deinit\(\)](#) disables the RTC timer and disables the module clock.

#### 4.0.39.2.2 Set & Get Datetime

The function [RTC\\_SetDatetime\(\)](#) sets the timer period in seconds. User passes in the details in date & time format by using the below data structure.

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rtc`

The function [RTC\\_GetDatetime\(\)](#) reads the current timer value in seconds, converts it to date & time format and stores it into a datetime structure passed in by the user.

#### 4.0.39.2.3 Set & Get Alarm

The function [RTC\\_SetAlarm\(\)](#) sets the alarm time period in seconds. User passes in the details in date & time format by using the datetime data structure.

The function [RTC\\_GetAlarm\(\)](#) reads the alarm time in seconds, converts it to date & time format and stores it into a datetime structure passed in by the user.

#### 4.0.39.2.4 Start & Stop timer

The function [RTC\\_StartTimer\(\)](#) starts the RTC time counter.

The function [RTC\\_StopTimer\(\)](#) stops the RTC time counter.

#### 4.0.39.2.5 Status

Provides functions to get and clear the RTC status.

#### 4.0.39.2.6 Interrupt

Provides functions to enable/disable RTC interrupts and get current enabled interrupts.

#### 4.0.39.2.7 High resolution timer

Provides functions to enable high resolution timer and set and get the wake time.

### 4.0.39.3 Typical use case

#### 4.0.39.3.1 RTC tick example

Example to set the RTC current time and trigger an alarm. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/rtc`

### Files

- file [fsl\\_rtc.h](#)

### Data Structures

- struct [rtc\\_datetime\\_t](#)  
*Structure is used to hold the date and time. [More...](#)*

### Enumerations

- enum [rtc\\_interrupt\\_enable\\_t](#) {  
    [kRTC\\_AlarmInterruptEnable](#) = RTC\_CTRL\_ALARMDPD\_EN\_MASK,  
    [kRTC\\_WakeupInterruptEnable](#) = RTC\_CTRL\_WAKEDPD\_EN\_MASK }  
*List of RTC interrupts.*
- enum [rtc\\_status\\_flags\\_t](#) {  
    [kRTC\\_AlarmFlag](#) = RTC\_CTRL\_ALARM1HZ\_MASK,  
    [kRTC\\_WakeupFlag](#) = RTC\_CTRL\_WAKE1KHZ\_MASK }  
*List of RTC flags.*

### Functions

- static void [RTC\\_SetSecondsTimerMatch](#) (RTC\_Type \*base, uint32\_t matchValue)  
*Set the RTC seconds timer (1HZ) MATCH value.*
- static uint32\_t [RTC\\_GetSecondsTimerMatch](#) (RTC\_Type \*base)  
*Read actual RTC seconds timer (1HZ) MATCH value.*
- static void [RTC\\_SetSecondsTimerCount](#) (RTC\_Type \*base, uint32\_t countValue)  
*Set the RTC seconds timer (1HZ) COUNT value.*
- static uint32\_t [RTC\\_GetSecondsTimerCount](#) (RTC\_Type \*base)

- *Read the actual RTC seconds timer (1HZ) COUNT value.*
- static void [RTC\\_SetWakeupCount](#) (RTC\_Type \*base, uint16\_t wakeupValue)  
*Enable the RTC wake-up timer (1KHZ) and set countdown value to the RTC WAKE register.*
- static uint16\_t [RTC\\_GetWakeupCount](#) (RTC\_Type \*base)  
*Read the actual value from the WAKE register value in RTC wake-up timer (1KHZ).*
- static void [RTC\\_Reset](#) (RTC\_Type \*base)  
*Perform a software reset on the RTC module.*

## Driver version

- #define [FSL\\_RTC\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 1))  
*Version 2.1.1.*

## Initialization and deinitialization

- void [RTC\\_Init](#) (RTC\_Type \*base)  
*Un-gate the RTC clock and enable the RTC oscillator.*
- static void [RTC\\_Deinit](#) (RTC\_Type \*base)  
*Stop the timer and gate the RTC clock.*

## Current Time & Alarm

- [status\\_t RTC\\_SetDatetime](#) (RTC\_Type \*base, const [rtc\\_datetime\\_t](#) \*datetime)  
*Set the RTC date and time according to the given time structure.*
- void [RTC\\_GetDatetime](#) (RTC\_Type \*base, [rtc\\_datetime\\_t](#) \*datetime)  
*Get the RTC time and stores it in the given time structure.*
- [status\\_t RTC\\_SetAlarm](#) (RTC\_Type \*base, const [rtc\\_datetime\\_t](#) \*alarmTime)  
*Set the RTC alarm time.*
- void [RTC\\_GetAlarm](#) (RTC\_Type \*base, [rtc\\_datetime\\_t](#) \*datetime)  
*Return the RTC alarm time.*

## RTC wake-up timer (1KHZ) Enable

- static void [RTC\\_EnableWakeupTimer](#) (RTC\_Type \*base, bool enable)  
*Enable the RTC wake-up timer (1KHZ).*
- static uint32\_t [RTC\\_GetEnabledWakeupTimer](#) (RTC\_Type \*base)  
*Get the enabled status of the RTC wake-up timer (1KHZ).*

## Interrupt Interface

- static void [RTC\\_EnableWakeUpTimerInterruptFromDPD](#) (RTC\_Type \*base, bool enable)  
*Enable the wake-up timer interrupt from deep power down mode.*
- static void [RTC\\_EnableAlarmTimerInterruptFromDPD](#) (RTC\_Type \*base, bool enable)  
*Enable the alarm timer interrupt from deep power down mode.*
- static void [RTC\\_EnableInterrupts](#) (RTC\_Type \*base, uint32\_t mask)  
*Enables the selected RTC interrupts.*
- static void [RTC\\_DisableInterrupts](#) (RTC\_Type \*base, uint32\_t mask)

- Disables the selected RTC interrupts.*
- static uint32\_t [RTC\\_GetEnabledInterrupts](#) (RTC\_Type \*base)  
*Get the enabled RTC interrupts.*

## Status Interface

- static uint32\_t [RTC\\_GetStatusFlags](#) (RTC\_Type \*base)  
*Get the RTC status flags.*
- static void [RTC\\_ClearStatusFlags](#) (RTC\_Type \*base, uint32\_t mask)  
*Clear the RTC status flags.*

## Timer Enable

- static void [RTC\\_EnableTimer](#) (RTC\_Type \*base, bool enable)  
*Enable the RTC timer counter.*
- static void [RTC\\_StartTimer](#) (RTC\_Type \*base)  
*Starts the RTC time counter.*
- static void [RTC\\_StopTimer](#) (RTC\_Type \*base)  
*Stops the RTC time counter.*

## 4.0.39.4 Data Structure Documentation

### 4.0.39.4.1 struct rtc\_datetime\_t

#### Data Fields

- uint16\_t [year](#)  
*Range from 1970 to 2099.*
- uint8\_t [month](#)  
*Range from 1 to 12.*
- uint8\_t [day](#)  
*Range from 1 to 31 (depending on month).*
- uint8\_t [hour](#)  
*Range from 0 to 23.*
- uint8\_t [minute](#)  
*Range from 0 to 59.*
- uint8\_t [second](#)  
*Range from 0 to 59.*



#### 4.0.39.4.1.1 Field Documentation

4.0.39.4.1.1.1 `uint16_t rtc_datetime_t::year`

4.0.39.4.1.1.2 `uint8_t rtc_datetime_t::month`

4.0.39.4.1.1.3 `uint8_t rtc_datetime_t::day`

4.0.39.4.1.1.4 `uint8_t rtc_datetime_t::hour`

4.0.39.4.1.1.5 `uint8_t rtc_datetime_t::minute`

4.0.39.4.1.1.6 `uint8_t rtc_datetime_t::second`

#### 4.0.39.5 Enumeration Type Documentation

4.0.39.5.1 `enum rtc_interrupt_enable_t`

Enumerator

*kRTC\_AlarmInterruptEnable* Alarm interrupt.

*kRTC\_WakeupInterruptEnable* Wake-up interrupt.

4.0.39.5.2 `enum rtc_status_flags_t`

Enumerator

*kRTC\_AlarmFlag* Alarm flag.

*kRTC\_WakeupFlag* 1kHz wake-up timer flag

#### 4.0.39.6 Function Documentation

4.0.39.6.1 `void RTC_Init ( RTC_Type * base )`

Note

This API should be called at the beginning of the application using the RTC driver.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

4.0.39.6.2 `static void RTC_Deinit ( RTC_Type * base ) [inline], [static]`

#### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

#### 4.0.39.6.3 **status\_t RTC\_SetDatetime ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *datetime* )**

The RTC counter must be stopped prior to calling this function as writes to the RTC seconds register will fail if the RTC counter is running.

#### Parameters

|                 |                                                                        |
|-----------------|------------------------------------------------------------------------|
| <i>base</i>     | RTC peripheral base address                                            |
| <i>datetime</i> | Pointer to structure where the date and time details to set are stored |

#### Returns

kStatus\_Success: Success in setting the time and starting the RTC  
kStatus\_InvalidArgument: Error because the datetime format is incorrect

#### 4.0.39.6.4 **void RTC\_GetDatetime ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )**

#### Parameters

|                 |                                                                  |
|-----------------|------------------------------------------------------------------|
| <i>base</i>     | RTC peripheral base address                                      |
| <i>datetime</i> | Pointer to structure where the date and time details are stored. |

#### 4.0.39.6.5 **status\_t RTC\_SetAlarm ( RTC\_Type \* *base*, const rtc\_datetime\_t \* *alarmTime* )**

The function checks whether the specified alarm time is greater than the present time. If not, the function does not set the alarm and returns an error.

#### Parameters

|                  |                                                      |
|------------------|------------------------------------------------------|
| <i>base</i>      | RTC peripheral base address                          |
| <i>alarmTime</i> | Pointer to structure where the alarm time is stored. |

#### Returns

kStatus\_Success: success in setting the RTC alarm  
kStatus\_InvalidArgument: Error because the alarm datetime format is incorrect  
kStatus\_Fail: Error because the alarm time has already passed



**4.0.39.6.6 void RTC\_GetAlarm ( RTC\_Type \* *base*, rtc\_datetime\_t \* *datetime* )**

#### Parameters

|                 |                                                                        |
|-----------------|------------------------------------------------------------------------|
| <i>base</i>     | RTC peripheral base address                                            |
| <i>datetime</i> | Pointer to structure where the alarm date and time details are stored. |

#### 4.0.39.6.7 static void RTC\_EnableWakeupTimer ( RTC\_Type \* *base*, bool *enable* ) [inline], [static]

After calling this function, the RTC driver will use/un-use the RTC wake-up (1KHZ) at the same time.

#### Parameters

|               |                                                                                                                                                                                                                                |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                                                                                    |
| <i>enable</i> | Use/Un-use the RTC wake-up timer. <ul style="list-style-type: none"><li>• true: Use RTC wake-up timer at the same time.</li><li>• false: Un-use RTC wake-up timer, RTC only use the normal seconds timer by default.</li></ul> |

#### 4.0.39.6.8 static uint32\_t RTC\_GetEnabledWakeupTimer ( RTC\_Type \* *base* ) [inline], [static]

#### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

#### Returns

The enabled status of RTC wake-up timer (1KHZ).

#### 4.0.39.6.9 static void RTC\_SetSecondsTimerMatch ( RTC\_Type \* *base*, uint32\_t *matchValue* ) [inline], [static]

#### Parameters

---

|                   |                                                 |
|-------------------|-------------------------------------------------|
| <i>base</i>       | RTC peripheral base address                     |
| <i>matchValue</i> | The value to be set into the RTC MATCH register |

**4.0.39.6.10** `static uint32_t RTC_GetSecondsTimerMatch ( RTC_Type * base ) [inline], [static]`

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

Returns

The actual RTC seconds timer (1HZ) MATCH value.

**4.0.39.6.11** `static void RTC_SetSecondsTimerCount ( RTC_Type * base, uint32_t countValue ) [inline], [static]`

Parameters

|                   |                                                    |
|-------------------|----------------------------------------------------|
| <i>base</i>       | RTC peripheral base address                        |
| <i>countValue</i> | The value to be loaded into the RTC COUNT register |

**4.0.39.6.12** `static uint32_t RTC_GetSecondsTimerCount ( RTC_Type * base ) [inline], [static]`

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

Returns

The actual RTC seconds timer (1HZ) COUNT value.

**4.0.39.6.13** `static void RTC_SetWakeupCount ( RTC_Type * base, uint16_t wakeupValue ) [inline], [static]`

## Parameters

|                    |                                                                            |
|--------------------|----------------------------------------------------------------------------|
| <i>base</i>        | RTC peripheral base address                                                |
| <i>wakeupValue</i> | The value to be loaded into the WAKE register in RTC wake-up timer (1KHZ). |

**4.0.39.6.14** `static uint16_t RTC_GetWakeupCount ( RTC_Type * base ) [inline], [static]`

## Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

## Returns

The actual value of the WAKE register value in RTC wake-up timer (1HZ).

**4.0.39.6.15** `static void RTC_EnableWakeUpTimerInterruptFromDPD ( RTC_Type * base, bool enable ) [inline], [static]`

## Parameters

|               |                                                                                                                                                                                                                                                                    |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                                                                                                                        |
| <i>enable</i> | Enable/Disable wake-up timer interrupt from deep power down mode. <ul style="list-style-type: none"> <li>• true: Enable wake-up timer interrupt from deep power down mode.</li> <li>• false: Disable wake-up timer interrupt from deep power down mode.</li> </ul> |

**4.0.39.6.16** `static void RTC_EnableAlarmTimerInterruptFromDPD ( RTC_Type * base, bool enable ) [inline], [static]`

## Parameters

|               |                                                                                                                                                                                                                                                              |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                                                                                                                  |
| <i>enable</i> | Enable/Disable alarm timer interrupt from deep power down mode. <ul style="list-style-type: none"> <li>• true: Enable alarm timer interrupt from deep power down mode.</li> <li>• false: Disable alarm timer interrupt from deep power down mode.</li> </ul> |

**4.0.39.6.17** `static void RTC_EnableInterrupts ( RTC_Type * base, uint32_t mask ) [inline], [static]`

#### Parameters

|             |                                                                                                                     |
|-------------|---------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address                                                                                         |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">rtc_interrupt_enable_t</a> |

**4.0.39.6.18** `static void RTC_DisableInterrupts ( RTC_Type * base, uint32_t mask ) [inline], [static]`

#### Parameters

|             |                                                                                                                     |
|-------------|---------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address                                                                                         |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">rtc_interrupt_enable_t</a> |

**4.0.39.6.19** `static uint32_t RTC_GetEnabledInterrupts ( RTC_Type * base ) [inline], [static]`

#### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration [rtc\\_interrupt\\_enable\\_t](#)

**4.0.39.6.20** `static uint32_t RTC_GetStatusFlags ( RTC_Type * base ) [inline], [static]`

#### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

#### Returns

The status flags. This is the logical OR of members of the enumeration [rtc\\_status\\_flags\\_t](#)

**4.0.39.6.21** `static void RTC_ClearStatusFlags ( RTC_Type * base, uint32_t mask ) [inline], [static]`

#### Parameters

|             |                                                                                                                  |
|-------------|------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | RTC peripheral base address                                                                                      |
| <i>mask</i> | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">rtc_status_flags_t</a> |

#### 4.0.39.6.22 static void RTC\_EnableTimer ( RTC\_Type \* *base*, bool *enable* ) [inline], [static]

After calling this function, the RTC inner counter increments once a second when only using the RTC seconds timer (1hz), while the RTC inner wake-up timer countdown once a millisecond when using RTC wake-up timer (1KHZ) at the same time. RTC timer contain two timers, one is the RTC normal seconds timer, the other one is the RTC wake-up timer, the RTC enable bit is the master switch for the whole RTC timer, so user can use the RTC seconds (1HZ) timer independly, but they can't use the RTC wake-up timer (1KHZ) independently.

#### Parameters

|               |                                                                                                                                                                    |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | RTC peripheral base address                                                                                                                                        |
| <i>enable</i> | Enable/Disable RTC Timer counter. <ul style="list-style-type: none"> <li>• true: Enable RTC Timer counter.</li> <li>• false: Disable RTC Timer counter.</li> </ul> |

#### 4.0.39.6.23 static void RTC\_StartTimer ( RTC\_Type \* *base* ) [inline], [static]

After calling this function, the timer counter increments once a second provided SR[TOF] or SR[TIF] are not set.

#### Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

#### 4.0.39.6.24 static void RTC\_StopTimer ( RTC\_Type \* *base* ) [inline], [static]

RTC's seconds register can be written to only when the timer is stopped.



Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

#### 4.0.39.6.25 static void RTC\_Reset ( RTC\_Type \* *base* ) [inline], [static]

This resets all RTC registers to their reset value. The bit is cleared by software explicitly clearing it.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | RTC peripheral base address |
|-------------|-----------------------------|

## 4.0.40 Mailbox

### 4.0.40.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Mailbox module of MCUXpresso SDK devices.

The mailbox driver API provide:

- init/deinit: [MAILBOX\\_Init\(\)](#)/[MAILBOX\\_Deinit\(\)](#)
- read/write from/to mailbox register: [MAILBOX\\_SetValue\(\)](#)/[MAILBOX\\_GetValue\(\)](#)
- set/clear mailbox register bits: [MAILBOX\\_SetValueBits\(\)](#)/[MAILBOX\\_ClearValueBits\(\)](#)
- get/set mutex: [MAILBOX\\_GetMutex\(\)](#)/[MAILBOX\\_SetMutex\(\)](#)

### 4.0.40.2 Typical use case

**Example of code on primary core, which cause interrupt on secondary core by writing to mailbox register.**

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mailbox

**Example of code on secondary core to handle interrupt from primary core.**

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mailbox

**Example of code to get/set mutex.**

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/mailbox

## Files

- file [fsl\\_mailbox.h](#)

## Enumerations

- enum [mailbox\\_cpu\\_id\\_t](#)  
*CPU ID.*

## Functions

- static void [MAILBOX\\_SetValue](#) (MAILBOX\_Type \*base, [mailbox\\_cpu\\_id\\_t](#) cpu\_id, uint32\_t mboxData)  
*Set data value in the mailbox based on the CPU ID.*
- static uint32\_t [MAILBOX\\_GetValue](#) (MAILBOX\_Type \*base, [mailbox\\_cpu\\_id\\_t](#) cpu\_id)

- *Get data in the mailbox based on the CPU ID.*  
static void [MAILBOX\\_SetValueBits](#) (MAILBOX\_Type \*base, [mailbox\\_cpu\\_id\\_t](#) cpu\_id, uint32\_t mboxSetBits)
- *Set data bits in the mailbox based on the CPU ID.*  
static void [MAILBOX\\_ClearValueBits](#) (MAILBOX\_Type \*base, [mailbox\\_cpu\\_id\\_t](#) cpu\_id, uint32\_t mboxClrBits)
- *Clear data bits in the mailbox based on the CPU ID.*  
static uint32\_t [MAILBOX\\_GetMutex](#) (MAILBOX\_Type \*base)
- *Get MUTEX state and lock mutex.*  
static void [MAILBOX\\_SetMutex](#) (MAILBOX\_Type \*base)
- *Set MUTEX state.*

## Driver version

- #define [FSL\\_MAILBOX\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 0))  
*MAILBOX driver version 2.1.0.*

## MAILBOX initialization

- static void [MAILBOX\\_Init](#) (MAILBOX\_Type \*base)  
*Initializes the MAILBOX module.*
- static void [MAILBOX\\_Deinit](#) (MAILBOX\_Type \*base)  
*De-initializes the MAILBOX module.*

### 4.0.40.3 Macro Definition Documentation

#### 4.0.40.3.1 #define FSL\_MAILBOX\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 0))

### 4.0.40.4 Function Documentation

#### 4.0.40.4.1 static void MAILBOX\_Init ( MAILBOX\_Type \* *base* ) [inline], [static]

This function enables the MAILBOX clock only.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | MAILBOX peripheral base address. |
|-------------|----------------------------------|

#### 4.0.40.4.2 static void MAILBOX\_Deinit ( MAILBOX\_Type \* *base* ) [inline], [static]

This function disables the MAILBOX clock only.

#### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | MAILBOX peripheral base address. |
|-------------|----------------------------------|

**4.0.40.4.3** `static void MAILBOX_SetValue ( MAILBOX_Type * base, mailbox_cpu_id_t cpu_id, uint32_t mboxData ) [inline], [static]`

#### Parameters

|                 |                                                                                                                                              |
|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>     | MAILBOX peripheral base address.                                                                                                             |
| <i>cpu_id</i>   | CPU id, kMAILBOX_CM0Plus or kMAILBOX_CM4 for LPC5410x and LPC5411x devices, kMAILBOX_CM33_Core0 or kMAILBOX_CM33_Core1 for LPC55S69 devices. |
| <i>mboxData</i> | Data to send in the mailbox.                                                                                                                 |

#### Note

Sets a data value to send via the MAILBOX to the other core.

**4.0.40.4.4** `static uint32_t MAILBOX_GetValue ( MAILBOX_Type * base, mailbox_cpu_id_t cpu_id ) [inline], [static]`

#### Parameters

|               |                                                                                                                                              |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | MAILBOX peripheral base address.                                                                                                             |
| <i>cpu_id</i> | CPU id, kMAILBOX_CM0Plus or kMAILBOX_CM4 for LPC5410x and LPC5411x devices, kMAILBOX_CM33_Core0 or kMAILBOX_CM33_Core1 for LPC55S69 devices. |

#### Returns

Current mailbox data.

**4.0.40.4.5** `static void MAILBOX_SetValueBits ( MAILBOX_Type * base, mailbox_cpu_id_t cpu_id, uint32_t mboxSetBits ) [inline], [static]`

#### Parameters

|                    |                                                                                                                                              |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>        | MAILBOX peripheral base address.                                                                                                             |
| <i>cpu_id</i>      | CPU id, kMAILBOX_CM0Plus or kMAILBOX_CM4 for LPC5410x and LPC5411x devices, kMAILBOX_CM33_Core0 or kMAILBOX_CM33_Core1 for LPC55S69 devices. |
| <i>mboxSetBits</i> | Data bits to set in the mailbox.                                                                                                             |

#### Note

Sets data bits to send via the MAILBOX to the other core. A value of 0 will do nothing. Only sets bits selected with a 1 in it's bit position.

**4.0.40.4.6 static void MAILBOX\_ClearValueBits ( MAILBOX\_Type \* *base*, mailbox\_cpu\_id\_t *cpu\_id*, uint32\_t *mboxClrBits* ) [inline], [static]**

#### Parameters

|                    |                                                                                                                                              |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>        | MAILBOX peripheral base address.                                                                                                             |
| <i>cpu_id</i>      | CPU id, kMAILBOX_CM0Plus or kMAILBOX_CM4 for LPC5410x and LPC5411x devices, kMAILBOX_CM33_Core0 or kMAILBOX_CM33_Core1 for LPC55S69 devices. |
| <i>mboxClrBits</i> | Data bits to clear in the mailbox.                                                                                                           |

#### Note

Clear data bits to send via the MAILBOX to the other core. A value of 0 will do nothing. Only clears bits selected with a 1 in it's bit position.

**4.0.40.4.7 static uint32\_t MAILBOX\_GetMutex ( MAILBOX\_Type \* *base* ) [inline], [static]**

#### Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | MAILBOX peripheral base address. |
|-------------|----------------------------------|

#### Returns

See note

#### Note

Returns '1' if the mutex was taken or '0' if another resources has the mutex locked. Once a mutex is taken, it can be returned with the [MAILBOX\\_SetMutex\(\)](#) function.



**4.0.40.4.8**   `static void MAILBOX_SetMutex ( MAILBOX_Type * base ) [inline], [static]`

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | MAILBOX peripheral base address. |
|-------------|----------------------------------|

## Note

Sets mutex state to '1' and allows other resources to get the mutex.

## 4.0.41 MRT: Multi-Rate Timer

### 4.0.41.1 Overview

The MCUXpresso SDK provides a driver for the Multi-Rate Timer (MRT) of MCUXpresso SDK devices.

### 4.0.41.2 Function groups

The MRT driver supports operating the module as a time counter.

#### 4.0.41.2.1 Initialization and deinitialization

The function [MRT\\_Init\(\)](#) initializes the MRT with specified configurations. The function [MRT\\_GetDefaultConfig\(\)](#) gets the default configurations. The initialization function configures the MRT operating mode.

The function [MRT\\_Deinit\(\)](#) stops the MRT timers and disables the module clock.

#### 4.0.41.2.2 Timer period Operations

The function [MRT\\_UpdateTimerPeriod\(\)](#) is used to update the timer period in units of count. The new value is immediately loaded or will be loaded at the end of the current time interval.

The function [MRT\\_GetCurrentTimerCount\(\)](#) reads the current timer counting value. This function returns the real-time timer counting value, in a range from 0 to a timer period.

The timer period operation functions takes the count value in ticks. The user can call the utility macros provided in `fsl_common.h` to convert to microseconds or milliseconds

#### 4.0.41.2.3 Start and Stop timer operations

The function [MRT\\_StartTimer\(\)](#) starts the timer counting. After calling this function, the timer loads the period value, counts down to 0 and depending on the timer mode it either loads the respective start value again or stop. When the timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

The function [MRT\\_StopTimer\(\)](#) stops the timer counting.

#### 4.0.41.2.4 Get and release channel

These functions can be used to reserve and release a channel. The function [MRT\\_GetIdleChannel\(\)](#) finds the available channel. This function returns the lowest available channel number. The function [MRT\\_ReleaseChannel\(\)](#) release the channel when the timer is using the multi-task mode. In multi-task mode, the INUSE flags allow more control over when MRT channels are released for further use.



#### 4.0.41.2.5 Status

Provides functions to get and clear the PIT status.

#### 4.0.41.2.6 Interrupt

Provides functions to enable/disable PIT interrupts and get current enabled interrupts.

#### 4.0.41.3 Typical use case

##### 4.0.41.3.1 MRT tick example

Updates the MRT period and toggles an LED periodically. Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/mrt`

#### Files

- file [fsl\\_mrt.h](#)

#### Data Structures

- struct [mrt\\_config\\_t](#)  
*MRT configuration structure. [More...](#)*

#### Enumerations

- enum [mrt\\_chnl\\_t](#) {  
    [kMRT\\_Channel\\_0](#) = 0U,  
    [kMRT\\_Channel\\_1](#),  
    [kMRT\\_Channel\\_2](#),  
    [kMRT\\_Channel\\_3](#) }  
*List of MRT channels.*
- enum [mrt\\_timer\\_mode\\_t](#) {  
    [kMRT\\_RepeatMode](#) = (0 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT),  
    [kMRT\\_OneShotMode](#) = (1 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT),  
    [kMRT\\_OneShotStallMode](#) = (2 << MRT\_CHANNEL\_CTRL\_MODE\_SHIFT) }  
*List of MRT timer modes.*
- enum [mrt\\_interrupt\\_enable\\_t](#) { [kMRT\\_TimerInterruptEnable](#) = MRT\_CHANNEL\_CTRL\_INTERRUPT\_MASK }  
*List of MRT interrupts.*
- enum [mrt\\_status\\_flags\\_t](#) {  
    [kMRT\\_TimerInterruptFlag](#) = MRT\_CHANNEL\_STAT\_INTFLAG\_MASK,  
    [kMRT\\_TimerRunFlag](#) = MRT\_CHANNEL\_STAT\_RUN\_MASK }  
*List of MRT status flags.*

## Driver version

- #define `FSL_MRT_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 2)`)  
*Version 2.0.2.*

## Initialization and deinitialization

- void `MRT_Init` (`MRT_Type *base`, const `mrt_config_t *config`)  
*Ungates the MRT clock and configures the peripheral for basic operation.*
- void `MRT_Deinit` (`MRT_Type *base`)  
*Gate the MRT clock.*
- static void `MRT_GetDefaultConfig` (`mrt_config_t *config`)  
*Fill in the MRT config struct with the default settings.*
- static void `MRT_SetupChannelMode` (`MRT_Type *base`, `mrt_chnl_t channel`, const `mrt_timer_mode_t mode`)  
*Sets up an MRT channel mode.*

## Interrupt Interface

- static void `MRT_EnableInterrupts` (`MRT_Type *base`, `mrt_chnl_t channel`, `uint32_t mask`)  
*Enables the MRT interrupt.*
- static void `MRT_DisableInterrupts` (`MRT_Type *base`, `mrt_chnl_t channel`, `uint32_t mask`)  
*Disables the selected MRT interrupt.*
- static `uint32_t MRT_GetEnabledInterrupts` (`MRT_Type *base`, `mrt_chnl_t channel`)  
*Gets the enabled MRT interrupts.*

## Status Interface

- static `uint32_t MRT_GetStatusFlags` (`MRT_Type *base`, `mrt_chnl_t channel`)  
*Gets the MRT status flags.*
- static void `MRT_ClearStatusFlags` (`MRT_Type *base`, `mrt_chnl_t channel`, `uint32_t mask`)  
*Clears the MRT status flags.*

## Read and Write the timer period

- void `MRT_UpdateTimerPeriod` (`MRT_Type *base`, `mrt_chnl_t channel`, `uint32_t count`, bool `immediateLoad`)  
*Used to update the timer period in units of count.*
- static `uint32_t MRT_GetCurrentTimerCount` (`MRT_Type *base`, `mrt_chnl_t channel`)  
*Reads the current timer counting value.*

## Timer Start and Stop

- static void `MRT_StartTimer` (`MRT_Type *base`, `mrt_chnl_t channel`, `uint32_t count`)  
*Starts the timer counting.*
- static void `MRT_StopTimer` (`MRT_Type *base`, `mrt_chnl_t channel`)  
*Stops the timer counting.*

## Get & release channel

- static uint32\_t [MRT\\_GetIdleChannel](#) (MRT\_Type \*base)  
*Find the available channel.*
- static void [MRT\\_ReleaseChannel](#) (MRT\_Type \*base, [mrt\\_chnl\\_t](#) channel)  
*Release the channel when the timer is using the multi-task mode.*

## 4.0.41.4 Data Structure Documentation

### 4.0.41.4.1 struct mrt\_config\_t

This structure holds the configuration settings for the MRT peripheral. To initialize this structure to reasonable defaults, call the [MRT\\_GetDefaultConfig\(\)](#) function and pass a pointer to your config structure instance.

The config struct can be made const so it resides in flash

#### Data Fields

- bool [enableMultiTask](#)  
*true: Timers run in multi-task mode; false: Timers run in hardware status mode*

## 4.0.41.5 Enumeration Type Documentation

### 4.0.41.5.1 enum mrt\_chnl\_t

Enumerator

***kMRT\_Channel\_0*** MRT channel number 0.  
***kMRT\_Channel\_1*** MRT channel number 1.  
***kMRT\_Channel\_2*** MRT channel number 2.  
***kMRT\_Channel\_3*** MRT channel number 3.

### 4.0.41.5.2 enum mrt\_timer\_mode\_t

Enumerator

***kMRT\_RepeatMode*** Repeat Interrupt mode.  
***kMRT\_OneShotMode*** One-shot Interrupt mode.  
***kMRT\_OneShotStallMode*** One-shot stall mode.

### 4.0.41.5.3 enum mrt\_interrupt\_enable\_t

Enumerator

***kMRT\_TimerInterruptEnable*** Timer interrupt enable.

#### 4.0.41.5.4 enum mrt\_status\_flags\_t

Enumerator

*kMRT\_TimerInterruptFlag* Timer interrupt flag.  
*kMRT\_TimerRunFlag* Indicates state of the timer.

#### 4.0.41.6 Function Documentation

##### 4.0.41.6.1 void MRT\_Init ( MRT\_Type \* *base*, const mrt\_config\_t \* *config* )

Note

This API should be called at the beginning of the application using the MRT driver.

Parameters

|               |                                                                                                                      |
|---------------|----------------------------------------------------------------------------------------------------------------------|
| <i>base</i>   | Multi-Rate timer peripheral base address                                                                             |
| <i>config</i> | Pointer to user's MRT config structure. If MRT has MULTITASK bit field in MOD-CFG register, param config is useless. |

##### 4.0.41.6.2 void MRT\_Deinit ( MRT\_Type \* *base* )

Parameters

|             |                                          |
|-------------|------------------------------------------|
| <i>base</i> | Multi-Rate timer peripheral base address |
|-------------|------------------------------------------|

##### 4.0.41.6.3 static void MRT\_GetDefaultConfig ( mrt\_config\_t \* *config* ) [inline], [static]

The default values are:

```
* config->enableMultiTask = false;
*
```

Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | Pointer to user's MRT config structure. |
|---------------|-----------------------------------------|

##### 4.0.41.6.4 static void MRT\_SetupChannelMode ( MRT\_Type \* *base*, mrt\_chnl\_t *channel*, const mrt\_timer\_mode\_t *mode* ) [inline], [static]

#### Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Channel that is being configured.        |
| <i>mode</i>    | Timer mode to use for the channel.       |

**4.0.41.6.5** `static void MRT_EnableInterrupts ( MRT_Type * base, mrt_chnl_t channel, uint32_t mask ) [inline], [static]`

#### Parameters

|                |                                                                                                                     |
|----------------|---------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address                                                                            |
| <i>channel</i> | Timer channel number                                                                                                |
| <i>mask</i>    | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">mrt_interrupt_enable_t</a> |

**4.0.41.6.6** `static void MRT_DisableInterrupts ( MRT_Type * base, mrt_chnl_t channel, uint32_t mask ) [inline], [static]`

#### Parameters

|                |                                                                                                                      |
|----------------|----------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address                                                                             |
| <i>channel</i> | Timer channel number                                                                                                 |
| <i>mask</i>    | The interrupts to disable. This is a logical OR of members of the enumeration <a href="#">mrt_interrupt_enable_t</a> |

**4.0.41.6.7** `static uint32_t MRT_GetEnabledInterrupts ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

#### Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number                     |

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration [mrt\\_interrupt\\_enable\\_t](#)



**4.0.41.6.8** `static uint32_t MRT_GetStatusFlags ( MRT_Type * base, mrt_chnl_t channel )`  
`[inline], [static]`

#### Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number                     |

#### Returns

The status flags. This is the logical OR of members of the enumeration [mrt\\_status\\_flags\\_t](#)

**4.0.41.6.9** `static void MRT_ClearStatusFlags ( MRT_Type * base, mrt_chnl_t channel, uint32_t mask ) [inline], [static]`

#### Parameters

|                |                                                                                                                  |
|----------------|------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address                                                                         |
| <i>channel</i> | Timer channel number                                                                                             |
| <i>mask</i>    | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">mrt_status_flags_t</a> |

**4.0.41.6.10** `void MRT_UpdateTimerPeriod ( MRT_Type * base, mrt_chnl_t channel, uint32_t count, bool immediateLoad )`

The new value will be immediately loaded or will be loaded at the end of the current time interval. For one-shot interrupt mode the new value will be immediately loaded.

#### Note

User can call the utility macros provided in `fsl_common.h` to convert to ticks

#### Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number                     |
| <i>count</i>   | Timer period in units of ticks           |

|                      |                                                                                                                              |
|----------------------|------------------------------------------------------------------------------------------------------------------------------|
| <i>immediateLoad</i> | true: Load the new value immediately into the TIMER register; false: Load the new value at the end of current timer interval |
|----------------------|------------------------------------------------------------------------------------------------------------------------------|

**4.0.41.6.11** `static uint32_t MRT_GetCurrentTimerCount ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

This function returns the real-time timer counting value, in a range from 0 to a timer period.

Note

User can call the utility macros provided in fsl\_common.h to convert ticks to usec or msec

Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number                     |

Returns

Current timer counting value in ticks

**4.0.41.6.12** `static void MRT_StartTimer ( MRT_Type * base, mrt_chnl_t channel, uint32_t count ) [inline], [static]`

After calling this function, timers load period value, counts down to 0 and depending on the timer mode it will either load the respective start value again or stop.

Note

User can call the utility macros provided in fsl\_common.h to convert to ticks

Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number.                    |
| <i>count</i>   | Timer period in units of ticks           |

**4.0.41.6.13** `static void MRT_StopTimer ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

This function stops the timer from counting.



#### Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number.                    |

**4.0.41.6.14** `static uint32_t MRT_GetIdleChannel ( MRT_Type * base ) [inline], [static]`

This function returns the lowest available channel number.

#### Parameters

|             |                                          |
|-------------|------------------------------------------|
| <i>base</i> | Multi-Rate timer peripheral base address |
|-------------|------------------------------------------|

**4.0.41.6.15** `static void MRT_ReleaseChannel ( MRT_Type * base, mrt_chnl_t channel ) [inline], [static]`

In multi-task mode, the INUSE flags allow more control over when MRT channels are released for further use. The user can hold on to a channel acquired by calling [MRT\\_GetIdleChannel\(\)](#) for as long as it is needed and release it by calling this function. This removes the need to ask for an available channel for every use.

#### Parameters

|                |                                          |
|----------------|------------------------------------------|
| <i>base</i>    | Multi-Rate timer peripheral base address |
| <i>channel</i> | Timer channel number.                    |

## 4.0.42 OTP: One-Time Programmable memory and API

### 4.0.42.1 Overview

The MCUXpresso SDK provides a peripheral driver for the OTP module of MCUXpresso SDK devices. The main clock has to be set to a frequency stated in user manual prior to using OTP driver. OTP memory is manipulated by calling provided API stored in ROM. MCUXpresso SDK driver encapsulates this.

### 4.0.42.2 OTP example

This example shows how to write to OTP.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/otp

### Enumerations

- enum `otp_bank_t` {  
    `kOTP_Bank0` = 0x1U,  
    `kOTP_Bank1` = 0x2U,  
    `kOTP_Bank2` = 0x4U,  
    `kOTP_Bank3` = 0x8U }  
    *Bank bit flags.*
- enum `otp_word_t` {  
    `kOTP_Word0` = 0x1U,  
    `kOTP_Word1` = 0x2U,  
    `kOTP_Word2` = 0x4U,  
    `kOTP_Word3` = 0x8U }  
    *Bank word bit flags.*
- enum `otp_lock_t` {  
    `kOTP_LockDontLock` = 0U,  
    `kOTP_LockLock` = 1U }  
    *Lock modifications of a read or write access to a bank register.*
- enum `_otp_status` {

```

kStatus_OTP_WrEnableInvalid = MAKE_STATUS(kStatusGroup_OTP, 0x1U),
kStatus_OTP_SomeBitsAlreadyProgrammed = MAKE_STATUS(kStatusGroup_OTP, 0x2U),
kStatus_OTP_AllDataOrMaskZero = MAKE_STATUS(kStatusGroup_OTP, 0x3U),
kStatus_OTP_WriteAccessLocked = MAKE_STATUS(kStatusGroup_OTP, 0x4U),
kStatus_OTP_ReadDataMismatch = MAKE_STATUS(kStatusGroup_OTP, 0x5U),
kStatus_OTP_UsbIdEnabled = MAKE_STATUS(kStatusGroup_OTP, 0x6U),
kStatus_OTP_EthMacEnabled = MAKE_STATUS(kStatusGroup_OTP, 0x7U),
kStatus_OTP_AesKeysEnabled = MAKE_STATUS(kStatusGroup_OTP, 0x8U),
kStatus_OTP_IllegalBank = MAKE_STATUS(kStatusGroup_OTP, 0x9U),
kStatus_OTP_ShufflerConfigNotValid = MAKE_STATUS(kStatusGroup_OTP, 0xAU),
kStatus_OTP_ShufflerNotEnabled = MAKE_STATUS(kStatusGroup_OTP, 0xBU),
kStatus_OTP_ShufflerCanOnlyProgSingleKey,
kStatus_OTP_IllegalProgramData = MAKE_STATUS(kStatusGroup_OTP, 0xCU),
kStatus_OTP_ReadAccessLocked = MAKE_STATUS(kStatusGroup_OTP, 0xDU) }
 OTP error codes.

```

## Functions

- static `status_t OTP_Init` (void)  
*Initializes OTP controller.*
- static `status_t OTP_EnableBankWriteMask` (otp\_bank\_t bankMask)  
*Unlock one or more OTP banks for write access.*
- static `status_t OTP_DisableBankWriteMask` (otp\_bank\_t bankMask)  
*Lock one or more OTP banks for write access.*
- static `status_t OTP_EnableBankWriteLock` (uint32\_t bankIndex, otp\_word\_t regEnableMask, otp\_word\_t regDisableMask, otp\_lock\_t lockWrite)  
*Locks or unlocks write access to a register of an OTP bank and possibly lock un/locking of it.*
- static `status_t OTP_EnableBankReadLock` (uint32\_t bankIndex, otp\_word\_t regEnableMask, otp\_word\_t regDisableMask, otp\_lock\_t lockWrite)  
*Locks or unlocks read access to a register of an OTP bank and possibly lock un/locking of it.*
- static `status_t OTP_ProgramRegister` (uint32\_t bankIndex, uint32\_t regIndex, uint32\_t value)  
*Program a single register in an OTP bank.*
- static `uint32_t OTP_GetDriverVersion` (void)  
*Returns the version of the OTP driver in ROM.*

## Driver version

- #define `FSL_OTP_DRIVER_VERSION` (MAKE\_VERSION(2, 0, 0))  
*OTP driver version 2.0.0.*

### 4.0.42.3 Macro Definition Documentation

#### 4.0.42.3.1 #define FSL\_OTP\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 0))

Current version: 2.0.0

Change log:

- Version 2.0.0
  - Initial version.

#### 4.0.42.4 Enumeration Type Documentation

##### 4.0.42.4.1 enum otp\_bank\_t

Enumerator

***kOTP\_Bank0*** Bank 0.  
***kOTP\_Bank1*** Bank 1.  
***kOTP\_Bank2*** Bank 2.  
***kOTP\_Bank3*** Bank 3.

##### 4.0.42.4.2 enum otp\_word\_t

Enumerator

***kOTP\_Word0*** Word 0.  
***kOTP\_Word1*** Word 1.  
***kOTP\_Word2*** Word 2.  
***kOTP\_Word3*** Word 3.

##### 4.0.42.4.3 enum otp\_lock\_t

Enumerator

***kOTP\_LockDontLock*** Do not lock.  
***kOTP\_LockLock*** Lock till reset.

##### 4.0.42.4.4 enum \_otp\_status

Enumerator

***kStatus\_OTP\_WrEnableInvalid*** Write enable invalid.  
***kStatus\_OTP\_SomeBitsAlreadyProgrammed*** Some bits already programmed.  
***kStatus\_OTP\_AllDataOrMaskZero*** All data or mask zero.  
***kStatus\_OTP\_WriteAccessLocked*** Write access locked.  
***kStatus\_OTP\_ReadDataMismatch*** Read data mismatch.  
***kStatus\_OTP\_UsbIdEnabled*** USB ID enabled.  
***kStatus\_OTP\_EthMacEnabled*** Ethernet MAC enabled.  
***kStatus\_OTP\_AesKeysEnabled*** AES keys enabled.

*kStatus\_OTP\_IllegalBank* Illegal bank.  
*kStatus\_OTP\_ShufflerConfigNotValid* Shuffler config not valid.  
*kStatus\_OTP\_ShufflerNotEnabled* Shuffler not enabled.  
*kStatus\_OTP\_ShufflerCanOnlyProgSingleKey* Shuffler can only program single key.  
*kStatus\_OTP\_IllegalProgramData* Illegal program data.  
*kStatus\_OTP\_ReadAccessLocked* Read access locked.

## 4.0.42.5 Function Documentation

### 4.0.42.5.1 static status\_t OTP\_Init ( void ) [inline], [static]

Returns

kStatus\_Success upon successful execution, error status otherwise.

### 4.0.42.5.2 static status\_t OTP\_EnableBankWriteMask ( otp\_bank\_t *bankMask* ) [inline], [static]

Parameters

|                 |                                                |
|-----------------|------------------------------------------------|
| <i>bankMask</i> | bit flag that specifies which banks to unlock. |
|-----------------|------------------------------------------------|

Returns

kStatus\_Success upon successful execution, error status otherwise.

### 4.0.42.5.3 static status\_t OTP\_DisableBankWriteMask ( otp\_bank\_t *bankMask* ) [inline], [static]

Parameters

|                 |                                              |
|-----------------|----------------------------------------------|
| <i>bankMask</i> | bit flag that specifies which banks to lock. |
|-----------------|----------------------------------------------|

Returns

kStatus\_Success upon successful execution, error status otherwise.

### 4.0.42.5.4 static status\_t OTP\_EnableBankWriteLock ( uint32\_t *bankIndex*, otp\_word\_t *regEnableMask*, otp\_word\_t *regDisableMask*, otp\_lock\_t *lockWrite* ) [inline], [static]

#### Parameters

|                       |                                                                  |
|-----------------------|------------------------------------------------------------------|
| <i>bankIndex</i>      | OTP bank index, 0 = bank 0, 1 = bank 1 etc.                      |
| <i>regEnableMask</i>  | bit flag that specifies for which words to enable writing.       |
| <i>regDisableMask</i> | bit flag that specifies for which words to disable writing.      |
| <i>lockWrite</i>      | specifies if access set can be modified or is locked till reset. |

#### Returns

kStatus\_Success upon successful execution, error status otherwise.

**4.0.42.5.5** `static status_t OTP_EnableBankReadLock ( uint32_t bankIndex, otp_word_t regEnableMask, otp_word_t regDisableMask, otp_lock_t lockWrite ) [inline], [static]`

#### Parameters

|                       |                                                                  |
|-----------------------|------------------------------------------------------------------|
| <i>bankIndex</i>      | OTP bank index, 0 = bank 0, 1 = bank 1 etc.                      |
| <i>regEnableMask</i>  | bit flag that specifies for which words to enable reading.       |
| <i>regDisableMask</i> | bit flag that specifies for which words to disable reading.      |
| <i>lockWrite</i>      | specifies if access set can be modified or is locked till reset. |

#### Returns

kStatus\_Success upon successful execution, error status otherwise.

**4.0.42.5.6** `static status_t OTP_ProgramRegister ( uint32_t bankIndex, uint32_t regIndex, uint32_t value ) [inline], [static]`

#### Parameters

|                  |                                             |
|------------------|---------------------------------------------|
| <i>bankIndex</i> | OTP bank index, 0 = bank 0, 1 = bank 1 etc. |
|------------------|---------------------------------------------|

|                 |                     |
|-----------------|---------------------|
| <i>regIndex</i> | OTP register index. |
| <i>value</i>    | value to write.     |

Returns

kStatus\_Success upon successful execution, error status otherwise.

**4.0.42.5.7** `static uint32_t OTP_GetDriverVersion ( void ) [inline], [static]`

Returns

version.

## 4.0.43 OSTIMER: OS Event Timer Driver

### 4.0.43.1 Overview

The MCUXpresso SDK provides a peripheral driver for the OSTIMER module of MCUXpresso SDK devices. OSTIMER driver is created to help user to operate the OSTIMER module. The OSTIMER timer can be used as a low power timer. The APIs can be used to enable the OSTIMER module, initialize it and set the match time, get the current timer count. And the raw value in OS timer register is gray-code type, so both decimal and gray-code format API were added for users. OSTIMER can be used as a wake up source from low power mode.

### 4.0.43.2 Function groups

The OSTIMER driver supports operating the module as a time counter.

#### 4.0.43.2.1 Initialization and deinitialization

The [OSTIMER\\_Init\(\)](#) function will initialize the OSTIMER and enable the clock for OSTIMER. The [OSTIMER\\_Deinit\(\)](#) function will shut down the bus clock of OSTIMER.

#### 4.0.43.2.2 OSTIMER status

The function [OSTIMER\\_GetStatusFlags\(\)](#) will get the current status flag of OSTIMER. The function [OSTIMER\\_ClearStatusFlag\(\)](#) will help clear the status flags.

#### 4.0.43.2.3 OSTIMER set match value

For OSTIMER, allow users set the match in two ways, set match value with raw data(gray code) and set the match value with common data(decimal format). [OSTIMER\\_SetMatchRawValue\(\)](#) is used with gray code and [OSTIMER\\_SetMatchValue\(\)](#) is used together with decimal data.

#### 4.0.43.2.4 OSTIMER get timer count

The OSTIMER driver allow users to get the timer count in two ways, getting the gray code value by using [OSTIMER\\_GetCaptureRawValue\(\)](#) and getting the decimal data by using [OSTIMER\\_GetCurrentTimerValue\(\)](#).

### 4.0.43.3 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/ostimer/



## Files

- file [fsl\\_ostimer.h](#)

## Typedefs

- typedef void(\* [ostimer\\_callback\\_t](#) )(void)  
*ostimer callback function.*

## Enumerations

- enum [\\_ostimer\\_flags](#) { [kOSTIMER\\_MatchInterruptFlag](#) = (OSTIMER\_OSEVENT\_CTRL\_OSTIMER\_INTRFLAG\_MASK) }  
*OSTIMER status flags.*

## Driver version

- #define [FSL\\_OSTIMER\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 3))  
*OSTIMER driver version 2.0.3.*

## Initialization and deinitialization

- void [OSTIMER\\_Init](#) (OSTIMER\_Type \*base)  
*Initializes an OSTIMER by turning its bus clock on.*
- void [OSTIMER\\_Deinit](#) (OSTIMER\_Type \*base)  
*Deinitializes a OSTIMER instance.*
- static void [OSTIMER\\_SoftwareReset](#) (OSTIMER\_Type \*base)  
*OSTIMER software reset.*
- uint32\_t [OSTIMER\\_GetStatusFlags](#) (OSTIMER\_Type \*base)  
*Get OSTIMER status Flags.*
- void [OSTIMER\\_ClearStatusFlags](#) (OSTIMER\_Type \*base, uint32\_t mask)  
*Clear Status Interrupt Flags.*
- void [OSTIMER\\_SetMatchRawValue](#) (OSTIMER\_Type \*base, uint64\_t count, [ostimer\\_callback\\_t](#) cb)  
*Set the match raw value for OSTIMER.*
- void [OSTIMER\\_SetMatchValue](#) (OSTIMER\_Type \*base, uint64\_t count, [ostimer\\_callback\\_t](#) cb)  
*Set the match value for OSTIMER.*
- static uint64\_t [OSTIMER\\_GetCurrentTimerRawValue](#) (OSTIMER\_Type \*base)  
*Get current timer raw count value from OSTIMER.*
- uint64\_t [OSTIMER\\_GetCurrentTimerValue](#) (OSTIMER\_Type \*base)  
*Get current timer count value from OSTIMER.*
- static uint64\_t [OSTIMER\\_GetCaptureRawValue](#) (OSTIMER\_Type \*base)  
*Get the capture value from OSTIMER.*
- uint64\_t [OSTIMER\\_GetCaptureValue](#) (OSTIMER\_Type \*base)  
*Get the capture value from OSTIMER.*
- void [OSTIMER\\_HandleIRQ](#) (OSTIMER\_Type \*base, [ostimer\\_callback\\_t](#) cb)  
*OS timer interrupt Service Handler.*

#### 4.0.43.4 Macro Definition Documentation

4.0.43.4.1 **#define FSL\_OSTIMER\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))**

#### 4.0.43.5 Typedef Documentation

4.0.43.5.1 **typedef void(\* ostimer\_callback\_t)(void)**

#### 4.0.43.6 Enumeration Type Documentation

4.0.43.6.1 **enum \_ostimer\_flags**

Enumerator

***kOSTIMER\_MatchInterruptFlag*** Match interrupt flag bit, sets if the match value was reached.

#### 4.0.43.7 Function Documentation

4.0.43.7.1 **void OSTIMER\_Init ( OSTIMER\_Type \* *base* )**

4.0.43.7.2 **void OSTIMER\_Deinit ( OSTIMER\_Type \* *base* )**

This function shuts down OSTIMER bus clock

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

4.0.43.7.3 **static void OSTIMER\_SoftwareReset ( OSTIMER\_Type \* *base* ) [inline],  
[static]**

This function will use software to trigger an OSTIMER reset. Please note that, the OS timer reset bit was in PMC->OSTIMERr register.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

4.0.43.7.4 **uint32\_t OSTIMER\_GetStatusFlags ( OSTIMER\_Type \* *base* )**

This returns the status flag. Currently, only match interrupt flag can be got.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

status register value

### 4.0.43.7.5 void OSTIMER\_ClearStatusFlags ( OSTIMER\_Type \* *base*, uint32\_t *mask* )

This clears intrrupt status flag. Currently, only match interrupt flag can be cleared.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

none

### 4.0.43.7.6 void OSTIMER\_SetMatchRawValue ( OSTIMER\_Type \* *base*, uint64\_t *count*, ostimer\_callback\_t *cb* )

This function will set a match value for OSTIMER with an optional callback. And this callback will be called while the data in dedicated pair match register is equals to the value of central EVTIMER. Please note that, the data format is gray-code, if decimal data was desired, please using [OSTIMER\\_SetMatchValue\(\)](#).

## Parameters

|              |                                                                                        |
|--------------|----------------------------------------------------------------------------------------|
| <i>base</i>  | OSTIMER peripheral base address.                                                       |
| <i>count</i> | OSTIMER timer match value.(Value is gray-code format)                                  |
| <i>cb</i>    | OSTIMER callback (can be left as NULL if none, otherwise should be a void func(void)). |

## Returns

none

### 4.0.43.7.7 void OSTIMER\_SetMatchValue ( OSTIMER\_Type \* *base*, uint64\_t *count*, ostimer\_callback\_t *cb* )

This function will set a match value for OSTIMER with an optional callback. And this callback will be called while the data in dedicated pair match register is equals to the value of central OS TIMER.

## Parameters

|              |                                                                                                                |
|--------------|----------------------------------------------------------------------------------------------------------------|
| <i>base</i>  | OSTIMER peripheral base address.                                                                               |
| <i>count</i> | OSTIMER timer match value.(Value is decimal format, and this value will be translate to Gray code internally.) |
| <i>cb</i>    | OSTIMER callback (can be left as NULL if none, otherwise should be a void func(void)).                         |

## Returns

none

### 4.0.43.7.8 static uint64\_t OSTIMER\_GetCurrentTimerRawValue ( OSTIMER\_Type \* *base* ) [inline], [static]

This function will get a gray code type timer count value from OS timer register. The raw value of timer count is gray code format.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

Raw value of OSTIMER, gray code format.

### 4.0.43.7.9 uint64\_t OSTIMER\_GetCurrentTimerValue ( OSTIMER\_Type \* *base* )

This function will get a decimal timer count value. The RAW value of timer count is gray code format, will be translated to decimal data internally.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

Value of OSTIMER which will be formatted to decimal value.

### 4.0.43.7.10 static uint64\_t OSTIMER\_GetCaptureRawValue ( OSTIMER\_Type \* *base* ) [inline], [static]

This function will get a captured gray-code value from OSTIMER. The Raw value of timer capture is gray code format.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

Raw value of capture register, data format is gray code.

### 4.0.43.7.11 `uint64_t OSTIMER_GetCaptureValue ( OSTIMER_Type * base )`

This function will get a capture decimal-value from OSTIMER. The RAW value of timer capture is gray code format, will be translated to decimal data internally.

## Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | OSTIMER peripheral base address. |
|-------------|----------------------------------|

## Returns

Value of capture register, data format is decimal.

### 4.0.43.7.12 `void OSTIMER_HandleIRQ ( OSTIMER_Type * base, ostimer_callback_t cb )`

This function handles the interrupt and refers to the callback array in the driver to callback user (as per request in [OSTIMER\\_SetMatchValue\(\)](#)). if no user callback is scheduled, the interrupt will simply be cleared.

## Parameters

|             |                                                  |
|-------------|--------------------------------------------------|
| <i>base</i> | OS timer peripheral base address.                |
| <i>cb</i>   | callback scheduled for this instance of OS timer |

## Returns

none

## 4.0.44 PINT: Pin Interrupt and Pattern Match Driver

### 4.0.44.1 Overview

The MCUXpresso SDK provides a driver for the Pin Interrupt and Pattern match (PINT).

It can configure one or more pins to generate a pin interrupt when the pin or pattern match conditions are met. The pins do not have to be configured as gpio pins however they must be connected to PINT via INPUTMUX. Only the pin interrupt or pattern match function can be active for interrupt generation. If the pin interrupt function is enabled then the pattern match function can be used for wakeup via RXEV.

### 4.0.44.2 Pin Interrupt and Pattern match Driver operation

[PINT\\_PinInterruptConfig\(\)](#) function configures the pins for pin interrupt.

[PINT\\_PatternMatchConfig\(\)](#) function configures the pins for pattern match.

#### 4.0.44.2.1 Pin Interrupt use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pint`

#### 4.0.44.2.2 Pattern match use case

Refer to the driver examples codes located at `<SDK_ROOT>/boards/<BOARD>/driver_examples/pint`

### Files

- file [fsl\\_pint.h](#)

### Typedefs

- typedef void(\* [pint\\_cb\\_t](#))([pint\\_pin\\_int\\_t](#) pintr, uint32\_t pmatch\_status)  
*PINT Callback function.*

### Enumerations

- enum [pint\\_pin\\_enable\\_t](#) {  
    [kPINT\\_PinIntEnableNone](#) = 0U,  
    [kPINT\\_PinIntEnableRiseEdge](#) = PINT\_PIN\_RISE\_EDGE,  
    [kPINT\\_PinIntEnableFallEdge](#) = PINT\_PIN\_FALL\_EDGE,  
    [kPINT\\_PinIntEnableBothEdges](#) = PINT\_PIN\_BOTH\_EDGE,  
    [kPINT\\_PinIntEnableLowLevel](#) = PINT\_PIN\_LOW\_LEVEL,  
    [kPINT\\_PinIntEnableHighLevel](#) = PINT\_PIN\_HIGH\_LEVEL }  
*PINT Pin Interrupt enable type.*

- enum `pint_pin_int_t` {  
`kPINT_PinInt0` = 0U,  
`kPINT_PinInt1` = 1U,  
`kPINT_PinInt2` = 2U,  
`kPINT_PinInt3` = 3U,  
`kPINT_PinInt4` = 4U,  
`kPINT_PinInt5` = 5U,  
`kPINT_PinInt6` = 6U,  
`kPINT_PinInt7` = 7U,  
`kPINT_SecPinInt0` = 8U,  
`kPINT_SecPinInt1` = 9U }  
*PINT Pin Interrupt type.*
- enum `pint_pmatch_input_src_t` {  
`kPINT_PatternMatchInp0Src` = 0U,  
`kPINT_PatternMatchInp1Src` = 1U,  
`kPINT_PatternMatchInp2Src` = 2U,  
`kPINT_PatternMatchInp3Src` = 3U,  
`kPINT_PatternMatchInp4Src` = 4U,  
`kPINT_PatternMatchInp5Src` = 5U,  
`kPINT_PatternMatchInp6Src` = 6U,  
`kPINT_PatternMatchInp7Src` = 7U }  
*PINT Pattern Match bit slice input source type.*
- enum `pint_pmatch_bslicet_t` {  
`kPINT_PatternMatchBSlice0` = 0U,  
`kPINT_PatternMatchBSlice1` = 1U,  
`kPINT_PatternMatchBSlice2` = 2U,  
`kPINT_PatternMatchBSlice3` = 3U,  
`kPINT_PatternMatchBSlice4` = 4U,  
`kPINT_PatternMatchBSlice5` = 5U,  
`kPINT_PatternMatchBSlice6` = 6U,  
`kPINT_PatternMatchBSlice7` = 7U,  
`kSECPINT_PatternMatchBSlice0` = 8U,  
`kSECPINT_PatternMatchBSlice1` = 9U }  
*PINT Pattern Match bit slice type.*
- enum `pint_pmatch_bslicet_cfg_t` {  
`kPINT_PatternMatchAlways` = 0U,  
`kPINT_PatternMatchStickyRise` = 1U,  
`kPINT_PatternMatchStickyFall` = 2U,  
`kPINT_PatternMatchStickyBothEdges` = 3U,  
`kPINT_PatternMatchHigh` = 4U,  
`kPINT_PatternMatchLow` = 5U,  
`kPINT_PatternMatchNever` = 6U,  
`kPINT_PatternMatchBothEdges` = 7U }  
*PINT Pattern Match configuration type.*

## Functions

- void [PINT\\_Init](#) (PINT\_Type \*base)  
*Initialize PINT peripheral.*
- void [PINT\\_PinInterruptConfig](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) intr, [pint\\_pin\\_enable\\_t](#) enable, [pint\\_cb\\_t](#) callback)  
*Configure PINT peripheral pin interrupt.*
- void [PINT\\_PinInterruptGetConfig](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr, [pint\\_pin\\_enable\\_t](#) \*enable, [pint\\_cb\\_t](#) \*callback)  
*Get PINT peripheral pin interrupt configuration.*
- void [PINT\\_PinInterruptClrStatus](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Clear Selected pin interrupt status only when the pin was triggered by edge-sensitive.*
- static uint32\_t [PINT\\_PinInterruptGetStatus](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Get Selected pin interrupt status.*
- void [PINT\\_PinInterruptClrStatusAll](#) (PINT\_Type \*base)  
*Clear all pin interrupts status only when pins were triggered by edge-sensitive.*
- static uint32\_t [PINT\\_PinInterruptGetStatusAll](#) (PINT\_Type \*base)  
*Get all pin interrupts status.*
- static void [PINT\\_PinInterruptClrFallFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Clear Selected pin interrupt fall flag.*
- static uint32\_t [PINT\\_PinInterruptGetFallFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Get selected pin interrupt fall flag.*
- static void [PINT\\_PinInterruptClrFallFlagAll](#) (PINT\_Type \*base)  
*Clear all pin interrupt fall flags.*
- static uint32\_t [PINT\\_PinInterruptGetFallFlagAll](#) (PINT\_Type \*base)  
*Get all pin interrupt fall flags.*
- static void [PINT\\_PinInterruptClrRiseFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Clear Selected pin interrupt rise flag.*
- static uint32\_t [PINT\\_PinInterruptGetRiseFlag](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pintr)  
*Get selected pin interrupt rise flag.*
- static void [PINT\\_PinInterruptClrRiseFlagAll](#) (PINT\_Type \*base)  
*Clear all pin interrupt rise flags.*
- static uint32\_t [PINT\\_PinInterruptGetRiseFlagAll](#) (PINT\_Type \*base)  
*Get all pin interrupt rise flags.*
- void [PINT\\_PatternMatchConfig](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice, [pint\\_pmatch\\_cfg\\_t](#) \*cfg)  
*Configure PINT pattern match.*
- void [PINT\\_PatternMatchGetConfig](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice, [pint\\_pmatch\\_cfg\\_t](#) \*cfg)  
*Get PINT pattern match configuration.*
- static uint32\_t [PINT\\_PatternMatchGetStatus](#) (PINT\_Type \*base, [pint\\_pmatch\\_bslice\\_t](#) bslice)  
*Get pattern match bit slice status.*
- static uint32\_t [PINT\\_PatternMatchGetStatusAll](#) (PINT\_Type \*base)  
*Get status of all pattern match bit slices.*
- uint32\_t [PINT\\_PatternMatchResetDetectLogic](#) (PINT\_Type \*base)  
*Reset pattern match detection logic.*
- static void [PINT\\_PatternMatchEnable](#) (PINT\_Type \*base)  
*Enable pattern match function.*
- static void [PINT\\_PatternMatchDisable](#) (PINT\_Type \*base)  
*Disable pattern match function.*
- static void [PINT\\_PatternMatchEnableRXEV](#) (PINT\_Type \*base)



- *Enable RXEV output.*  
static void [PINT\\_PatternMatchDisableRXEV](#) (PINT\_Type \*base)
- *Disable RXEV output.*  
void [PINT\\_EnableCallback](#) (PINT\_Type \*base)
- *Enable callback.*  
void [PINT\\_DisableCallback](#) (PINT\_Type \*base)
- *Disable callback.*  
void [PINT\\_Deinit](#) (PINT\_Type \*base)
- *Deinitialize PINT peripheral.*  
void [PINT\\_EnableCallbackByIndex](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pinIdx)
- *enable callback by pin index.*  
void [PINT\\_DisableCallbackByIndex](#) (PINT\_Type \*base, [pint\\_pin\\_int\\_t](#) pinIdx)
- *disable callback by pin index.*

## Driver version

- #define [FSL\\_PINT\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 1, 6))  
Version 2.1.6.

## 4.0.44.3 Typedef Documentation

### 4.0.44.3.1 typedef void(\* pint\_cb\_t)(pint\_pin\_int\_t pintr, uint32\_t pmatch\_status)

## 4.0.44.4 Enumeration Type Documentation

### 4.0.44.4.1 enum pint\_pin\_enable\_t

Enumerator

***kPINT\_PinIntEnableNone*** Do not generate Pin Interrupt.  
***kPINT\_PinIntEnableRiseEdge*** Generate Pin Interrupt on rising edge.  
***kPINT\_PinIntEnableFallEdge*** Generate Pin Interrupt on falling edge.  
***kPINT\_PinIntEnableBothEdges*** Generate Pin Interrupt on both edges.  
***kPINT\_PinIntEnableLowLevel*** Generate Pin Interrupt on low level.  
***kPINT\_PinIntEnableHighLevel*** Generate Pin Interrupt on high level.

### 4.0.44.4.2 enum pint\_pin\_int\_t

Enumerator

***kPINT\_PinInt0*** Pin Interrupt 0.  
***kPINT\_PinInt1*** Pin Interrupt 1.  
***kPINT\_PinInt2*** Pin Interrupt 2.  
***kPINT\_PinInt3*** Pin Interrupt 3.  
***kPINT\_PinInt4*** Pin Interrupt 4.  
***kPINT\_PinInt5*** Pin Interrupt 5.

***kPINT\_PinInt6*** Pin Interrupt 6.  
***kPINT\_PinInt7*** Pin Interrupt 7.  
***kPINT\_SecPinInt0*** Secure Pin Interrupt 0.  
***kPINT\_SecPinInt1*** Secure Pin Interrupt 1.

#### 4.0.44.4.3 enum pint\_pmatch\_input\_src\_t

Enumerator

***kPINT\_PatternMatchInp0Src*** Input source 0.  
***kPINT\_PatternMatchInp1Src*** Input source 1.  
***kPINT\_PatternMatchInp2Src*** Input source 2.  
***kPINT\_PatternMatchInp3Src*** Input source 3.  
***kPINT\_PatternMatchInp4Src*** Input source 4.  
***kPINT\_PatternMatchInp5Src*** Input source 5.  
***kPINT\_PatternMatchInp6Src*** Input source 6.  
***kPINT\_PatternMatchInp7Src*** Input source 7.

#### 4.0.44.4.4 enum pint\_pmatch\_bslicet

Enumerator

***kPINT\_PatternMatchBSlice0*** Bit slice 0.  
***kPINT\_PatternMatchBSlice1*** Bit slice 1.  
***kPINT\_PatternMatchBSlice2*** Bit slice 2.  
***kPINT\_PatternMatchBSlice3*** Bit slice 3.  
***kPINT\_PatternMatchBSlice4*** Bit slice 4.  
***kPINT\_PatternMatchBSlice5*** Bit slice 5.  
***kPINT\_PatternMatchBSlice6*** Bit slice 6.  
***kPINT\_PatternMatchBSlice7*** Bit slice 7.  
***kSECPINT\_PatternMatchBSlice0*** Bit slice 0.  
***kSECPINT\_PatternMatchBSlice1*** Bit slice 1.

#### 4.0.44.4.5 enum pint\_pmatch\_bslicecfg\_t

Enumerator

***kPINT\_PatternMatchAlways*** Always Contributes to product term match.  
***kPINT\_PatternMatchStickyRise*** Sticky Rising edge.  
***kPINT\_PatternMatchStickyFall*** Sticky Falling edge.  
***kPINT\_PatternMatchStickyBothEdges*** Sticky Rising or Falling edge.  
***kPINT\_PatternMatchHigh*** High level.  
***kPINT\_PatternMatchLow*** Low level.

***kPINT\_PatternMatchNever*** Never contributes to product term match.  
***kPINT\_PatternMatchBothEdges*** Either rising or falling edge.

## 4.0.44.5 Function Documentation

### 4.0.44.5.1 void PINT\_Init ( PINT\_Type \* *base* )

This function initializes the PINT peripheral and enables the clock.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 4.0.44.5.2 void PINT\_PinInterruptConfig ( PINT\_Type \* *base*, pint\_pin\_int\_t *intr*, pint\_pin\_enable\_t *enable*, pint\_cb\_t *callback* )

This function configures a given pin interrupt.

Parameters

|                 |                                      |
|-----------------|--------------------------------------|
| <i>base</i>     | Base address of the PINT peripheral. |
| <i>intr</i>     | Pin interrupt.                       |
| <i>enable</i>   | Selects detection logic.             |
| <i>callback</i> | Callback.                            |

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

### 4.0.44.5.3 void PINT\_PinInterruptGetConfig ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr*, pint\_pin\_enable\_t \* *enable*, pint\_cb\_t \* *callback* )

This function returns the configuration of a given pin interrupt.

#### Parameters

|                 |                                       |
|-----------------|---------------------------------------|
| <i>base</i>     | Base address of the PINT peripheral.  |
| <i>pintr</i>    | Pin interrupt.                        |
| <i>enable</i>   | Pointer to store the detection logic. |
| <i>callback</i> | Callback.                             |

#### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.4 void PINT\_PinInterruptClrStatus ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* )

This function clears the selected pin interrupt status.

#### Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

#### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.5 static uint32\_t PINT\_PinInterruptGetStatus ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]

This function returns the selected pin interrupt status.

#### Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

#### Return values

|               |                                                                          |
|---------------|--------------------------------------------------------------------------|
| <i>status</i> | = 0 No pin interrupt request. = 1 Selected Pin interrupt request active. |
|---------------|--------------------------------------------------------------------------|

#### 4.0.44.5.6 void PINT\_PinInterruptClrStatusAll ( PINT\_Type \* *base* )

This function clears the status of all pin interrupts.

#### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

#### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.7 **static uint32\_t PINT\_PinInterruptGetStatusAll ( PINT\_Type \* *base* ) [inline], [static]**

This function returns the status of all pin interrupts.

#### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

#### Return values

|               |                                                                                                                                           |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| <i>status</i> | Each bit position indicates the status of corresponding pin interrupt. = 0<br>No pin interrupt request. = 1 Pin interrupt request active. |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------|

#### 4.0.44.5.8 **static void PINT\_PinInterruptClrFallFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]**

This function clears the selected pin interrupt fall flag.

#### Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

#### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.9 **static uint32\_t PINT\_PinInterruptGetFallFlag ( PINT\_Type \* *base*, pint\_pin\_int\_t *pintr* ) [inline], [static]**

This function returns the selected pin interrupt fall flag.

#### Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

#### Return values

|             |                                                                             |
|-------------|-----------------------------------------------------------------------------|
| <i>flag</i> | = 0 Falling edge has not been detected. = 1 Falling edge has been detected. |
|-------------|-----------------------------------------------------------------------------|

**4.0.44.5.10** `static void PINT_PinInterruptClrFallFlagAll ( PINT_Type * base ) [inline], [static]`

This function clears the fall flag for all pin interrupts.

#### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

#### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

**4.0.44.5.11** `static uint32_t PINT_PinInterruptGetFallFlagAll ( PINT_Type * base ) [inline], [static]`

This function returns the fall flag of all pin interrupts.

#### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

#### Return values

|              |                                                                                                                                                                      |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>flags</i> | Each bit position indicates the falling edge detection of the corresponding pin interrupt. 0 Falling edge has not been detected. = 1 Falling edge has been detected. |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|

**4.0.44.5.12** `static void PINT_PinInterruptClrRiseFlag ( PINT_Type * base, pint_pin_int_t pintr ) [inline], [static]`

This function clears the selected pin interrupt rise flag.

#### Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

#### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

**4.0.44.5.13** `static uint32_t PINT_PinInterruptGetRiseFlag ( PINT_Type * base, pint_pin_int_t pintr ) [inline], [static]`

This function returns the selected pin interrupt rise flag.

#### Parameters

|              |                                      |
|--------------|--------------------------------------|
| <i>base</i>  | Base address of the PINT peripheral. |
| <i>pintr</i> | Pin interrupt.                       |

#### Return values

|             |                                                                           |
|-------------|---------------------------------------------------------------------------|
| <i>flag</i> | = 0 Rising edge has not been detected. = 1 Rising edge has been detected. |
|-------------|---------------------------------------------------------------------------|

**4.0.44.5.14** `static void PINT_PinInterruptClrRiseFlagAll ( PINT_Type * base ) [inline], [static]`

This function clears the rise flag for all pin interrupts.

#### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

#### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

**4.0.44.5.15** `static uint32_t PINT_PinInterruptGetRiseFlagAll ( PINT_Type * base ) [inline], [static]`

This function returns the rise flag of all pin interrupts.

#### Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

#### Return values

|              |                                                                                                                                                                   |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>flags</i> | Each bit position indicates the rising edge detection of the corresponding pin interrupt. 0 Rising edge has not been detected. = 1 Rising edge has been detected. |
|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|

#### 4.0.44.5.16 void PINT\_PatternMatchConfig ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice*, pint\_pmatch\_cfg\_t \* *cfg* )

This function configures a given pattern match bit slice.

#### Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |
| <i>cfg</i>    | Pointer to bit slice configuration.  |

#### Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.17 void PINT\_PatternMatchGetConfig ( PINT\_Type \* *base*, pint\_pmatch\_bslice\_t *bslice*, pint\_pmatch\_cfg\_t \* *cfg* )

This function returns the configuration of a given pattern match bit slice.

#### Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |
| <i>cfg</i>    | Pointer to bit slice configuration.  |

#### Return values



|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

**4.0.44.5.18** `static uint32_t PINT_PatternMatchGetStatus ( PINT_Type * base,  
pint_pmatch_bslice_t bslice ) [inline], [static]`

This function returns the status of selected bit slice.

Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | Base address of the PINT peripheral. |
| <i>bslice</i> | Pattern match bit slice number.      |

Return values

|               |                                                               |
|---------------|---------------------------------------------------------------|
| <i>status</i> | = 0 Match has not been detected. = 1 Match has been detected. |
|---------------|---------------------------------------------------------------|

**4.0.44.5.19** `static uint32_t PINT_PatternMatchGetStatusAll ( PINT_Type * base ) [inline],  
[static]`

This function returns the status of all bit slices.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|               |                                                                                                                                        |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------|
| <i>status</i> | Each bit position indicates the match status of corresponding bit slice. = 0 Match has not been detected. = 1 Match has been detected. |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------|

**4.0.44.5.20** `uint32_t PINT_PatternMatchResetDetectLogic ( PINT_Type * base )`

This function resets the pattern match detection logic if any of the product term is matching.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|                 |                                                                                                                              |
|-----------------|------------------------------------------------------------------------------------------------------------------------------|
| <i>pmstatus</i> | Each bit position indicates the match status of corresponding bit slice. = 0 Match was detected. = 1 Match was not detected. |
|-----------------|------------------------------------------------------------------------------------------------------------------------------|

#### 4.0.44.5.21 static void PINT\_PatternMatchEnable ( PINT\_Type \* *base* ) [inline], [static]

This function enables the pattern match function.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.22 static void PINT\_PatternMatchDisable ( PINT\_Type \* *base* ) [inline], [static]

This function disables the pattern match function.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.23 static void PINT\_PatternMatchEnableRXEV ( PINT\_Type \* *base* ) [inline], [static]

This function enables the pattern match RXEV output.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.24 static void PINT\_PatternMatchDisableRXEV ( PINT\_Type \* *base* ) [inline], [static]

This function disables the pattern match RXEV output.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.25 void PINT\_EnableCallback ( PINT\_Type \* *base* )

This function enables the interrupt for the selected PINT peripheral. Although the pin(s) are monitored as soon as they are enabled, the callback function is not enabled until this function is called.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.26 void PINT\_DisableCallback ( PINT\_Type \* *base* )

This function disables the interrupt for the selected PINT peripheral. Although the pins are still being monitored but the callback function is not called.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | Base address of the peripheral. |
|-------------|---------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.27 void PINT\_Deinit ( PINT\_Type \* *base* )

This function disables the PINT clock.

Parameters

|             |                                      |
|-------------|--------------------------------------|
| <i>base</i> | Base address of the PINT peripheral. |
|-------------|--------------------------------------|

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.28 void PINT\_EnableCallbackByIndex ( PINT\_Type \* *base*, pint\_pin\_int\_t *pinIdx* )

This function enables callback by pin index instead of enabling all pins.

Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>base</i>   | Base address of the peripheral. |
| <i>pinIdx</i> | pin index.                      |

Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

#### 4.0.44.5.29 void PINT\_DisableCallbackByIndex ( PINT\_Type \* *base*, pint\_pin\_int\_t *pinIdx* )

This function disables callback by pin index instead of disabling all pins.

Parameters

|               |                                 |
|---------------|---------------------------------|
| <i>base</i>   | Base address of the peripheral. |
| <i>pinIdx</i> | pin index.                      |

## Return values

|              |  |
|--------------|--|
| <i>None.</i> |  |
|--------------|--|

## 4.0.45 PLU: Programmable Logic Unit

### 4.0.45.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Programmable Logic Unit module of MCU-Xpresso SDK devices.

### 4.0.45.2 Function groups

The PLU driver supports the creation of small combinatorial and/or sequential logic networks including simple state machines.

#### 4.0.45.2.1 Initialization and de-initialization

The function [PLU\\_Init\(\)](#) enables the PLU clock and reset the module.

The function [PIT\\_Deinit\(\)](#) gates the PLU clock.

#### 4.0.45.2.2 Set input/output source and Truth Table

The function [PLU\\_SetLutInputSource\(\)](#) sets the input source for the LUT element.

The function [PLU\\_SetOutputSource\(\)](#) sets output source of the PLU module.

The function [PLU\\_SetLutTruthTable\(\)](#) sets the truth table for the LUT element.

#### 4.0.45.2.3 Read current Output State

The function [PLU\\_ReadOutputState\(\)](#) reads the current state of the 8 designated PLU Outputs.

#### 4.0.45.2.4 Wake-up/Interrupt Control

The function [PLU\\_EnableWakeIntRequest\(\)](#) enables the wake-up/interrupt request on a PLU output pin with a optional configuration to eliminate the glitches. The function [PLU\\_GetDefaultWakeIntConfig\(\)](#) gets the default configuration which can be used in a case with a given PLU\_CLKIN.

The function [PLU\\_LatchInterrupt\(\)](#) latches the interrupt and it can be cleared by function [PLU\\_ClearLatchedInterrupt\(\)](#).

### 4.0.45.3 Typical use case

#### 4.0.45.3.1 PLU combination example

Create a simple combinatorial logic network to control the LED. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/plu/combination

#### Enumerations

- enum `plu_lut_index_t` {  
    `kPLU_LUT_0` = 0U,  
    `kPLU_LUT_1` = 1U,  
    `kPLU_LUT_2` = 2U,  
    `kPLU_LUT_3` = 3U,  
    `kPLU_LUT_4` = 4U,  
    `kPLU_LUT_5` = 5U,  
    `kPLU_LUT_6` = 6U,  
    `kPLU_LUT_7` = 7U,  
    `kPLU_LUT_8` = 8U,  
    `kPLU_LUT_9` = 9U,  
    `kPLU_LUT_10` = 10U,  
    `kPLU_LUT_11` = 11U,  
    `kPLU_LUT_12` = 12U,  
    `kPLU_LUT_13` = 13U,  
    `kPLU_LUT_14` = 14U,  
    `kPLU_LUT_15` = 15U,  
    `kPLU_LUT_16` = 16U,  
    `kPLU_LUT_17` = 17U,  
    `kPLU_LUT_18` = 18U,  
    `kPLU_LUT_19` = 19U,  
    `kPLU_LUT_20` = 20U,  
    `kPLU_LUT_21` = 21U,  
    `kPLU_LUT_22` = 22U,  
    `kPLU_LUT_23` = 23U,  
    `kPLU_LUT_24` = 24U,  
    `kPLU_LUT_25` = 25U }  
    *Index of LUT.*
- enum `plu_lut_in_index_t` {  
    `kPLU_LUT_IN_0` = 0U,  
    `kPLU_LUT_IN_1` = 1U,  
    `kPLU_LUT_IN_2` = 2U,  
    `kPLU_LUT_IN_3` = 3U,  
    `kPLU_LUT_IN_4` = 4U }  
    *Inputs of LUT.*
- enum `plu_lut_input_source_t` {

```

kPLU_LUT_IN_SRC_PLU_IN_0 = 0U,
kPLU_LUT_IN_SRC_PLU_IN_1 = 1U,
kPLU_LUT_IN_SRC_PLU_IN_2 = 2U,
kPLU_LUT_IN_SRC_PLU_IN_3 = 3U,
kPLU_LUT_IN_SRC_PLU_IN_4 = 4U,
kPLU_LUT_IN_SRC_PLU_IN_5 = 5U,
kPLU_LUT_IN_SRC_LUT_OUT_0 = 6U,
kPLU_LUT_IN_SRC_LUT_OUT_1 = 7U,
kPLU_LUT_IN_SRC_LUT_OUT_2 = 8U,
kPLU_LUT_IN_SRC_LUT_OUT_3 = 9U,
kPLU_LUT_IN_SRC_LUT_OUT_4 = 10U,
kPLU_LUT_IN_SRC_LUT_OUT_5 = 11U,
kPLU_LUT_IN_SRC_LUT_OUT_6 = 12U,
kPLU_LUT_IN_SRC_LUT_OUT_7 = 13U,
kPLU_LUT_IN_SRC_LUT_OUT_8 = 14U,
kPLU_LUT_IN_SRC_LUT_OUT_9 = 15U,
kPLU_LUT_IN_SRC_LUT_OUT_10 = 16U,
kPLU_LUT_IN_SRC_LUT_OUT_11 = 17U,
kPLU_LUT_IN_SRC_LUT_OUT_12 = 18U,
kPLU_LUT_IN_SRC_LUT_OUT_13 = 19U,
kPLU_LUT_IN_SRC_LUT_OUT_14 = 20U,
kPLU_LUT_IN_SRC_LUT_OUT_15 = 21U,
kPLU_LUT_IN_SRC_LUT_OUT_16 = 22U,
kPLU_LUT_IN_SRC_LUT_OUT_17 = 23U,
kPLU_LUT_IN_SRC_LUT_OUT_18 = 24U,
kPLU_LUT_IN_SRC_LUT_OUT_19 = 25U,
kPLU_LUT_IN_SRC_LUT_OUT_20 = 26U,
kPLU_LUT_IN_SRC_LUT_OUT_21 = 27U,
kPLU_LUT_IN_SRC_LUT_OUT_22 = 28U,
kPLU_LUT_IN_SRC_LUT_OUT_23 = 29U,
kPLU_LUT_IN_SRC_LUT_OUT_24 = 30U,
kPLU_LUT_IN_SRC_LUT_OUT_25 = 31U,
kPLU_LUT_IN_SRC_FLIPFLOP_0 = 32U,
kPLU_LUT_IN_SRC_FLIPFLOP_1 = 33U,
kPLU_LUT_IN_SRC_FLIPFLOP_2 = 34U,
kPLU_LUT_IN_SRC_FLIPFLOP_3 = 35U }

```

*Available sources of LUT input.*

- enum `plu_output_index_t` {  
`kPLU_OUTPUT_0` = 0U,  
`kPLU_OUTPUT_1` = 1U,  
`kPLU_OUTPUT_2` = 2U,  
`kPLU_OUTPUT_3` = 3U,  
`kPLU_OUTPUT_4` = 4U,  
`kPLU_OUTPUT_5` = 5U,  
`kPLU_OUTPUT_6` = 6U,



kPLU\_OUTPUT\_7 = 7U }

*PLU output multiplexer registers.*

- enum plu\_output\_source\_t {  
kPLU\_OUT\_SRC\_LUT\_0 = 0U,  
kPLU\_OUT\_SRC\_LUT\_1 = 1U,  
kPLU\_OUT\_SRC\_LUT\_2 = 2U,  
kPLU\_OUT\_SRC\_LUT\_3 = 3U,  
kPLU\_OUT\_SRC\_LUT\_4 = 4U,  
kPLU\_OUT\_SRC\_LUT\_5 = 5U,  
kPLU\_OUT\_SRC\_LUT\_6 = 6U,  
kPLU\_OUT\_SRC\_LUT\_7 = 7U,  
kPLU\_OUT\_SRC\_LUT\_8 = 8U,  
kPLU\_OUT\_SRC\_LUT\_9 = 9U,  
kPLU\_OUT\_SRC\_LUT\_10 = 10U,  
kPLU\_OUT\_SRC\_LUT\_11 = 11U,  
kPLU\_OUT\_SRC\_LUT\_12 = 12U,  
kPLU\_OUT\_SRC\_LUT\_13 = 13U,  
kPLU\_OUT\_SRC\_LUT\_14 = 14U,  
kPLU\_OUT\_SRC\_LUT\_15 = 15U,  
kPLU\_OUT\_SRC\_LUT\_16 = 16U,  
kPLU\_OUT\_SRC\_LUT\_17 = 17U,  
kPLU\_OUT\_SRC\_LUT\_18 = 18U,  
kPLU\_OUT\_SRC\_LUT\_19 = 19U,  
kPLU\_OUT\_SRC\_LUT\_20 = 20U,  
kPLU\_OUT\_SRC\_LUT\_21 = 21U,  
kPLU\_OUT\_SRC\_LUT\_22 = 22U,  
kPLU\_OUT\_SRC\_LUT\_23 = 23U,  
kPLU\_OUT\_SRC\_LUT\_24 = 24U,  
kPLU\_OUT\_SRC\_LUT\_25 = 25U,  
kPLU\_OUT\_SRC\_FLIPFLOP\_0 = 26U,  
kPLU\_OUT\_SRC\_FLIPFLOP\_1 = 27U,  
kPLU\_OUT\_SRC\_FLIPFLOP\_2 = 28U,  
kPLU\_OUT\_SRC\_FLIPFLOP\_3 = 29U }

*Available sources of PLU output.*

- enum \_plu\_interrupt\_mask {  
kPLU\_OUTPUT\_0\_INTERRUPT\_MASK = 1 << 0,  
kPLU\_OUTPUT\_1\_INTERRUPT\_MASK = 1 << 1,  
kPLU\_OUTPUT\_2\_INTERRUPT\_MASK = 1 << 2,  
kPLU\_OUTPUT\_3\_INTERRUPT\_MASK = 1 << 3,  
kPLU\_OUTPUT\_4\_INTERRUPT\_MASK = 1 << 4,  
kPLU\_OUTPUT\_5\_INTERRUPT\_MASK = 1 << 5,  
kPLU\_OUTPUT\_6\_INTERRUPT\_MASK = 1 << 6,  
kPLU\_OUTPUT\_7\_INTERRUPT\_MASK = 1 << 7 }
- enum plu\_wakeint\_filter\_mode\_t {

```

kPLU_WAKEINT_FILTER_MODE_BYPASS = 0U,
kPLU_WAKEINT_FILTER_MODE_1_CLK_PERIOD = 1U,
kPLU_WAKEINT_FILTER_MODE_2_CLK_PERIOD = 2U,
kPLU_WAKEINT_FILTER_MODE_3_CLK_PERIOD = 3U }

```

*Control input of the PLU, add filtering for glitch.*

- enum `plu_wakeint_filter_clock_source_t` {  
`kPLU_WAKEINT_FILTER_CLK_SRC_1MHZ_LPOSC` = 0U,  
`kPLU_WAKEINT_FILTER_CLK_SRC_12MHZ_FRO` = 1U,  
`kPLU_WAKEINT_FILTER_CLK_SRC_ALT` = 2U }

*Clock source for filter mode.*

## Driver version

- #define `FSL_PLU_DRIVER_VERSION` (`MAKE_VERSION(2, 2, 1)`)  
*Version 2.2.1.*

## Initialization and deinitialization

- void `PLU_Init` (`PLU_Type *base`)  
*Enable the PLU clock and reset the module.*
- void `PLU_Deinit` (`PLU_Type *base`)  
*Gate the PLU clock.*

## Set input/output source and Truth Table

- static void `PLU_SetLutInputSource` (`PLU_Type *base`, `plu_lut_index_t` lutIndex, `plu_lut_in_index_t` lutInIndex, `plu_lut_input_source_t` inputSrc)  
*Set Input source of LUT.*
- static void `PLU_SetOutputSource` (`PLU_Type *base`, `plu_output_index_t` outputIndex, `plu_output_source_t` outputSrc)  
*Set Output source of PLU.*
- static void `PLU_SetLutTruthTable` (`PLU_Type *base`, `plu_lut_index_t` lutIndex, `uint32_t` truthTable)  
*Set Truth Table of LUT.*

## Read current Output State

- static `uint32_t` `PLU_ReadOutputState` (`PLU_Type *base`)  
*Read the current state of the 8 designated PLU Outputs.*

## Wake-up/Interrupt Control

- void `PLU_GetDefaultWakeIntConfig` (`plu_wakeint_config_t *config`)  
*Gets an available pre-defined settings for wakeup/interrupt control.*

- void [PLU\\_EnableWakeIntRequest](#) (PLU\_Type \*base, uint32\_t interruptMask, const plu\_wakeint\_config\_t \*config)
- Enable PLU outputs wakeup/interrupt request.*
- static void [PLU\\_LatchInterrupt](#) (PLU\_Type \*base)
- Latch an interrupt.*
- void [PLU\\_ClearLatchedInterrupt](#) (PLU\_Type \*base)
- Clear the latched interrupt.*

#### 4.0.45.4 Enumeration Type Documentation

##### 4.0.45.4.1 enum plu\_lut\_index\_t

Enumerator

***kPLU\_LUT\_0*** 5-input Look-up Table 0  
***kPLU\_LUT\_1*** 5-input Look-up Table 1  
***kPLU\_LUT\_2*** 5-input Look-up Table 2  
***kPLU\_LUT\_3*** 5-input Look-up Table 3  
***kPLU\_LUT\_4*** 5-input Look-up Table 4  
***kPLU\_LUT\_5*** 5-input Look-up Table 5  
***kPLU\_LUT\_6*** 5-input Look-up Table 6  
***kPLU\_LUT\_7*** 5-input Look-up Table 7  
***kPLU\_LUT\_8*** 5-input Look-up Table 8  
***kPLU\_LUT\_9*** 5-input Look-up Table 9  
***kPLU\_LUT\_10*** 5-input Look-up Table 10  
***kPLU\_LUT\_11*** 5-input Look-up Table 11  
***kPLU\_LUT\_12*** 5-input Look-up Table 12  
***kPLU\_LUT\_13*** 5-input Look-up Table 13  
***kPLU\_LUT\_14*** 5-input Look-up Table 14  
***kPLU\_LUT\_15*** 5-input Look-up Table 15  
***kPLU\_LUT\_16*** 5-input Look-up Table 16  
***kPLU\_LUT\_17*** 5-input Look-up Table 17  
***kPLU\_LUT\_18*** 5-input Look-up Table 18  
***kPLU\_LUT\_19*** 5-input Look-up Table 19  
***kPLU\_LUT\_20*** 5-input Look-up Table 20  
***kPLU\_LUT\_21*** 5-input Look-up Table 21  
***kPLU\_LUT\_22*** 5-input Look-up Table 22  
***kPLU\_LUT\_23*** 5-input Look-up Table 23  
***kPLU\_LUT\_24*** 5-input Look-up Table 24  
***kPLU\_LUT\_25*** 5-input Look-up Table 25

##### 4.0.45.4.2 enum plu\_lut\_in\_index\_t

5 input present for each LUT.

## Enumerator

***kPLU\_LUT\_IN\_0*** LUT input 0.  
***kPLU\_LUT\_IN\_1*** LUT input 1.  
***kPLU\_LUT\_IN\_2*** LUT input 2.  
***kPLU\_LUT\_IN\_3*** LUT input 3.  
***kPLU\_LUT\_IN\_4*** LUT input 4.

### 4.0.45.4.3 enum plu\_lut\_input\_source\_t

## Enumerator

***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_0*** Select PLU input 0 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_1*** Select PLU input 1 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_2*** Select PLU input 2 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_3*** Select PLU input 3 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_4*** Select PLU input 4 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_PLU\_IN\_5*** Select PLU input 5 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_0*** Select LUT output 0 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_1*** Select LUT output 1 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_2*** Select LUT output 2 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_3*** Select LUT output 3 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_4*** Select LUT output 4 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_5*** Select LUT output 5 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_6*** Select LUT output 6 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_7*** Select LUT output 7 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_8*** Select LUT output 8 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_9*** Select LUT output 9 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_10*** Select LUT output 10 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_11*** Select LUT output 11 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_12*** Select LUT output 12 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_13*** Select LUT output 13 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_14*** Select LUT output 14 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_15*** Select LUT output 15 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_16*** Select LUT output 16 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_17*** Select LUT output 17 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_18*** Select LUT output 18 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_19*** Select LUT output 19 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_20*** Select LUT output 20 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_21*** Select LUT output 21 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_22*** Select LUT output 22 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_23*** Select LUT output 23 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_24*** Select LUT output 24 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_LUT\_OUT\_25*** Select LUT output 25 to be connected to LUTn Input x.  
***kPLU\_LUT\_IN\_SRC\_FLIPFLOP\_0*** Select Flip-Flops state 0 to be connected to LUTn Input x.

- kPLU\_LUT\_IN\_SRC\_FLIPFLOP\_1*** Select Flip-Flops state 1 to be connected to LUTn Input x.
- kPLU\_LUT\_IN\_SRC\_FLIPFLOP\_2*** Select Flip-Flops state 2 to be connected to LUTn Input x.
- kPLU\_LUT\_IN\_SRC\_FLIPFLOP\_3*** Select Flip-Flops state 3 to be connected to LUTn Input x.

#### 4.0.45.4.4 enum plu\_output\_index\_t

Enumerator

- kPLU\_OUTPUT\_0*** PLU OUTPUT 0.
- kPLU\_OUTPUT\_1*** PLU OUTPUT 1.
- kPLU\_OUTPUT\_2*** PLU OUTPUT 2.
- kPLU\_OUTPUT\_3*** PLU OUTPUT 3.
- kPLU\_OUTPUT\_4*** PLU OUTPUT 4.
- kPLU\_OUTPUT\_5*** PLU OUTPUT 5.
- kPLU\_OUTPUT\_6*** PLU OUTPUT 6.
- kPLU\_OUTPUT\_7*** PLU OUTPUT 7.

#### 4.0.45.4.5 enum plu\_output\_source\_t

Enumerator

- kPLU\_OUT\_SRC\_LUT\_0*** Select LUT0 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_1*** Select LUT1 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_2*** Select LUT2 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_3*** Select LUT3 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_4*** Select LUT4 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_5*** Select LUT5 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_6*** Select LUT6 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_7*** Select LUT7 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_8*** Select LUT8 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_9*** Select LUT9 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_10*** Select LUT10 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_11*** Select LUT11 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_12*** Select LUT12 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_13*** Select LUT13 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_14*** Select LUT14 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_15*** Select LUT15 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_16*** Select LUT16 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_17*** Select LUT17 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_18*** Select LUT18 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_19*** Select LUT19 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_20*** Select LUT20 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_21*** Select LUT21 output to be connected to PLU output.
- kPLU\_OUT\_SRC\_LUT\_22*** Select LUT22 output to be connected to PLU output.

***kPLU\_OUT\_SRC\_LUT\_23*** Select LUT23 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_24*** Select LUT24 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_LUT\_25*** Select LUT25 output to be connected to PLU output.  
***kPLU\_OUT\_SRC\_FLIPFLOP\_0*** Select Flip-Flops state(0) to be connected to PLU output.  
***kPLU\_OUT\_SRC\_FLIPFLOP\_1*** Select Flip-Flops state(1) to be connected to PLU output.  
***kPLU\_OUT\_SRC\_FLIPFLOP\_2*** Select Flip-Flops state(2) to be connected to PLU output.  
***kPLU\_OUT\_SRC\_FLIPFLOP\_3*** Select Flip-Flops state(3) to be connected to PLU output.

#### 4.0.45.4.6 enum \_plu\_interrupt\_mask

Enumerator

***kPLU\_OUTPUT\_0\_INTERRUPT\_MASK*** Select PLU output 0 contribute to interrupt/wake-up generation.  
***kPLU\_OUTPUT\_1\_INTERRUPT\_MASK*** Select PLU output 1 contribute to interrupt/wake-up generation.  
***kPLU\_OUTPUT\_2\_INTERRUPT\_MASK*** Select PLU output 2 contribute to interrupt/wake-up generation.  
***kPLU\_OUTPUT\_3\_INTERRUPT\_MASK*** Select PLU output 3 contribute to interrupt/wake-up generation.  
***kPLU\_OUTPUT\_4\_INTERRUPT\_MASK*** Select PLU output 4 contribute to interrupt/wake-up generation.  
***kPLU\_OUTPUT\_5\_INTERRUPT\_MASK*** Select PLU output 5 contribute to interrupt/wake-up generation.  
***kPLU\_OUTPUT\_6\_INTERRUPT\_MASK*** Select PLU output 6 contribute to interrupt/wake-up generation.  
***kPLU\_OUTPUT\_7\_INTERRUPT\_MASK*** Select PLU output 7 contribute to interrupt/wake-up generation.

#### 4.0.45.4.7 enum plu\_wakeint\_filter\_mode\_t

Enumerator

***kPLU\_WAKEINT\_FILTER\_MODE\_BYPASS*** Select Bypass mode.  
***kPLU\_WAKEINT\_FILTER\_MODE\_1\_CLK\_PERIOD*** Filter 1 clock period.  
***kPLU\_WAKEINT\_FILTER\_MODE\_2\_CLK\_PERIOD*** Filter 2 clock period.  
***kPLU\_WAKEINT\_FILTER\_MODE\_3\_CLK\_PERIOD*** Filter 3 clock period.

#### 4.0.45.4.8 enum plu\_wakeint\_filter\_clock\_source\_t

Enumerator

***kPLU\_WAKEINT\_FILTER\_CLK\_SRC\_1MHZ\_LPOSC*** Select the 1MHz low-power oscillator as the filter clock.

***kPLU\_WAKEINT\_FILTER\_CLK\_SRC\_12MHZ\_FRO*** Select the 12MHz FRO as the filter clock.  
***kPLU\_WAKEINT\_FILTER\_CLK\_SRC\_ALT*** Select a third clock source.

## 4.0.45.5 Function Documentation

### 4.0.45.5.1 void PLU\_Init ( PLU\_Type \* *base* )

Note

This API should be called at the beginning of the application using the PLU driver.

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | PLU peripheral base address |
|-------------|-----------------------------|

### 4.0.45.5.2 void PLU\_Deinit ( PLU\_Type \* *base* )

Parameters

|             |                             |
|-------------|-----------------------------|
| <i>base</i> | PLU peripheral base address |
|-------------|-----------------------------|

### 4.0.45.5.3 static void PLU\_SetLutInputSource ( PLU\_Type \* *base*, plu\_lut\_index\_t *lutIndex*, plu\_lut\_in\_index\_t *lutInIndex*, plu\_lut\_input\_source\_t *inputSrc* ) [inline], [static]

Note: An external clock must be applied to the PLU\_CLKIN input when using FFs. For each LUT, the slot associated with the output from LUTn itself is tied low.

Parameters

|                   |                                                                                    |
|-------------------|------------------------------------------------------------------------------------|
| <i>base</i>       | PLU peripheral base address.                                                       |
| <i>lutIndex</i>   | LUT index (see <a href="#">plu_lut_index_t</a> typedef enumeration).               |
| <i>lutInIndex</i> | LUT input index (see <a href="#">plu_lut_in_index_t</a> typedef enumeration).      |
| <i>inputSrc</i>   | LUT input source (see <a href="#">plu_lut_input_source_t</a> typedef enumeration). |

### 4.0.45.5.4 static void PLU\_SetOutputSource ( PLU\_Type \* *base*, plu\_output\_index\_t *outputIndex*, plu\_output\_source\_t *outputSrc* ) [inline], [static]

Note: An external clock must be applied to the PLU\_CLKIN input when using FFs.

#### Parameters

|                    |                                                                                  |
|--------------------|----------------------------------------------------------------------------------|
| <i>base</i>        | PLU peripheral base address.                                                     |
| <i>outputIndex</i> | PLU output index (see <a href="#">plu_output_index_t</a> typedef enumeration).   |
| <i>outputSrc</i>   | PLU output source (see <a href="#">plu_output_source_t</a> typedef enumeration). |

**4.0.45.5.5 static void PLU\_SetLutTruthTable ( PLU\_Type \* *base*, plu\_lut\_index\_t *lutIndex*, uint32\_t *truthTable* ) [inline], [static]**

#### Parameters

|                   |                                                                      |
|-------------------|----------------------------------------------------------------------|
| <i>base</i>       | PLU peripheral base address.                                         |
| <i>lutIndex</i>   | LUT index (see <a href="#">plu_lut_index_t</a> typedef enumeration). |
| <i>truthTable</i> | Truth Table value.                                                   |

**4.0.45.5.6 static uint32\_t PLU\_ReadOutputState ( PLU\_Type \* *base* ) [inline], [static]**

Note: The PLU bus clock must be re-enabled prior to reading the Outpus Register if PLU bus clock is shut-off.

#### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | PLU peripheral base address. |
|-------------|------------------------------|

#### Returns

Current PLU output state value.

**4.0.45.5.7 void PLU\_GetDefaultWakeIntConfig ( plu\_wakeint\_config\_t \* *config* )**

This function initializes the initial configuration structure with an available settings. The default values are:

```
* config->filterMode = kPLU_WAKEINT_FILTER_MODE_BYPASS;
* config->clockSource = kPLU_WAKEINT_FILTER_CLK_SRC_1MHZ_LPOSC;
*
```



#### Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>config</i> | Pointer to configuration structure. |
|---------------|-------------------------------------|

#### 4.0.45.5.8 void PLU\_EnableWakeIntRequest ( PLU\_Type \* *base*, uint32\_t *interruptMask*, const plu\_wakeint\_config\_t \* *config* )

This function enables Any of the eight selected PLU outputs to contribute to an asynchronous wake-up or an interrupt request.

Note: If a PLU\_CLKIN is provided, the raw wake-up/interrupt request will be set on the rising-edge of the PLU\_CLKIN whenever the raw request signal is high. This registered signal will be glitch-free and just use the default wakeint config by [PLU\\_GetDefaultWakeIntConfig\(\)](#). If not, have to specify the filter mode and clock source to eliminate the glitches caused by long and widely disparate delays through the network of LUTs making up the PLU. This way may increase power consumption in low-power operating modes and inject delay before the wake-up/interrupt request is generated.

#### Parameters

|                      |                                                                                   |
|----------------------|-----------------------------------------------------------------------------------|
| <i>base</i>          | PLU peripheral base address.                                                      |
| <i>interruptMask</i> | PLU interrupt mask (see <a href="#">_plu_interrupt_mask</a> enumeration).         |
| <i>config</i>        | Pointer to configuration structure (see plu_wakeint_config_t typedef enumeration) |

#### 4.0.45.5.9 static void PLU\_LatchInterrupt ( PLU\_Type \* *base* ) [inline], [static]

This function latches the interrupt and then it can be cleared with [PLU\\_ClearLatchedInterrupt\(\)](#).

Note: This mode is not compatible with use of the glitch filter. If this bit is set, the FILTER MODE should be set to kPLU\_WAKEINT\_FILTER\_MODE\_BYPASS (Bypass Mode) and PLU\_CLKIN should be provided. If this bit is set, the wake-up/interrupt request will be set on the rising-edge of PLU\_CLKIN whenever the raw wake-up/interrupt signal is high. The request must be cleared by software.

#### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | PLU peripheral base address. |
|-------------|------------------------------|

#### 4.0.45.5.10 void PLU\_ClearLatchedInterrupt ( PLU\_Type \* *base* )

This function clears the wake-up/interrupt request flag latched by [PLU\\_LatchInterrupt\(\)](#)

Note: It is not necessary for the PLU bus clock to be enabled in order to write-to or read-back this bit.

## Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | PLU peripheral base address. |
|-------------|------------------------------|

## 4.0.46 Power driver

### 4.0.46.1 Overview

The MCUXpresso SDK provides a power driver for the MCUXpresso SDK devices.

### 4.0.46.2 Function description

Power driver and library provides these functions:

- Functions to enable and disable power to different peripherals
- Functions to enable and disable deep sleep in the ARM Core.
- Functions to enter deep sleep mode and deep power down mode
- Functions to set the voltages for different frequency for both normal regulation and low power regulation modes

#### 4.0.46.2.1 Power enable and disable

Power driver provides two API's [POWER\\_EnablePD\(\)](#) and [POWER\\_DisablePD\(\)](#) to enable or disable the PDRUNCFG bits in SYSCON. The PDRUNCFG has an inverted logic, for example, the peripheral is powered on when the bit is cleared and powered off when bit is set. The API [POWER\\_DisablePD\(\)](#) is used to power on a peripheral and [POWER\\_EnablePD\(\)](#) is used to power off a peripheral. The API takes a parameter type `pd_bit_t`, which organizes the PDRUNCFG bits. The driver also provides two separate API's to power down and power up Flash, [POWER\\_PowerDownFlash\(\)](#), and [POWER\\_PowerUpFlash\(\)](#)

#### 4.0.46.2.2 Enable and Disable Deep Sleep in Core

The power driver provides two API's [POWER\\_EnableDeepSleep\(\)](#) and [POWER\\_DisableDeepSleep\(\)](#) to enable or disable the deep sleep bit in the ARM Core. [POWER\\_EnableDeepSleep\(\)](#) is used to enable deep sleep, and [POWER\\_DisableDeepSleep\(\)](#) is used to disable deep sleep.

#### 4.0.46.2.3 Entering Power Modes

The Power library provides two API's to enter low power modes, for example, Deep Sleep and Deep Power Down. Deep Sleep is a sleep mode in which the ARM Core, Flash, and many other peripheral are turned off to save power. The processor can be woken by an IO activity and resumes executing from next instruction after sleep. If a peripheral or RAM needs to be On for wakeup or to retain memory then those peripheral need to be kept on during deep sleep. Deep power down is a power down mode where the processor resets upon wake up and during power down the entire part is powered down except for the RTC. For Deep Power Down only the Reset and RTC Alarm or WakeUp can be wakeup sources. The power library provides an API [POWER\\_EnterDeepSleep\(\)](#) to enter deep sleep mode. This function takes a parameter which is a bit mask of the PDRUNCFG register. Any bit that is set is powered on during deep sleep. This mask would usually have the RAM memory that needs to retain power and also any wakeup

source. The API `POWER_EnterDeepPowerDown()` is used to enter deep power down mode. This API also has a parameter but since the voltage is cut off for the peripheral this parameter has no effect

#### 4.0.46.2.4 Set Voltages for Frequency

The power library provides API's to set the voltage for the desired operating frequency of the processor. The voltage regulation system can be in normal regulation mode or in low power regulation mode. The API `POWER_SetVoltageForFreq()` is used to set the voltage for normal regulation mode. Based on the frequency parameter the optimum voltage level is set. The API `POWER_SetLowPowerVoltageForFreq()` is used to set the low-power voltage regulation mode and set the voltages for the desired frequency. For `POWER_SetLowPowerVoltageForFreq()` only two FRO frequencies are supported, 12MHz and 48 MHz.

#### 4.0.46.3 Typical use case

##### 4.0.46.3.1 Power Enable and Set Voltage example

```
POWER_DisablePD(kPDRUNCFG_PD_FRO_EN); /*!< Ensure FRO is on so that we can switch to its 12MHz
```

#### Macros

- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAMX0` (1UL << 0)  
*SRAM instances retention control during low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAMX1` (1UL << 1)  
*Enable SRAMX\_1 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAMX2` (1UL << 2)  
*Enable SRAMX\_2 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAMX3` (1UL << 3)  
*Enable SRAMX\_3 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM00` (1UL << 4)  
*Enable SRAM0\_0 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM01` (1UL << 5)  
*Enable SRAM0\_1 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM10` (1UL << 6)  
*Enable SRAM1\_0 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM20` (1UL << 7)  
*Enable SRAM2\_0 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM30` (1UL << 8)  
*Enable SRAM3\_0 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM31` (1UL << 9)  
*Enable SRAM3\_1 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM40` (1UL << 10)  
*Enable SRAM4\_0 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM41` (1UL << 11)  
*Enable SRAM4\_1 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM42` (1UL << 12)  
*Enable SRAM4\_2 retention when entering in Low power modes.*
- #define `LOWPOWER_SRAMRETCTRL_RETEN_RAM43` (1UL << 13)

- *Enable SRAM4\_3 retention when entering in Low power modes.*
- #define **LOWPOWER\_SRAMRETCTRL\_RETEN\_RAM\_USB\_HS** (1UL << 14)
- *Enable SRAM USB HS retention when entering in Low power modes.*
- #define **LOWPOWER\_SRAMRETCTRL\_RETEN\_RAM\_PUF** (1UL << 15)
- *Enable SRAM PUFF retention when entering in Low power modes.*
- #define **WAKEUP\_SYS** (1ULL << 0) /\*!< [SLEEP, DEEP SLEEP ] \*/ /\* WWDTO\_IRQ and BOD\_IRQ\*/
- *Low Power Modes Wake up sources.*
- #define **WAKEUP\_SDMA0** (1ULL << 1)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_GLOBALINT0** (1ULL << 2)
- *[SLEEP, DEEP SLEEP, POWER DOWN ]*
- #define **WAKEUP\_GPIO\_GLOBALINT1** (1ULL << 3)
- *[SLEEP, DEEP SLEEP, POWER DOWN ]*
- #define **WAKEUP\_GPIO\_INT0\_0** (1ULL << 4)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_1** (1ULL << 5)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_2** (1ULL << 6)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_3** (1ULL << 7)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_UTICK** (1ULL << 8)
- *[SLEEP, ]*
- #define **WAKEUP\_MRT** (1ULL << 9)
- *[SLEEP, ]*
- #define **WAKEUP\_CTIMER0** (1ULL << 10)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_CTIMER1** (1ULL << 11)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_SCT** (1ULL << 12)
- *[SLEEP, ]*
- #define **WAKEUP\_CTIMER3** (1ULL << 13)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM0** (1ULL << 14)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM1** (1ULL << 15)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM2** (1ULL << 16)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM3** (1ULL << 17)
- *[SLEEP, DEEP SLEEP, POWER DOWN ]*
- #define **WAKEUP\_FLEXCOMM4** (1ULL << 18)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM5** (1ULL << 19)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM6** (1ULL << 20)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_FLEXCOMM7** (1ULL << 21)
- *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_ADC** (1ULL << 22)

- *[SLEEP, ]*  
• #define **WAKEUP\_ACOMP\_CAPT** (1ULL << 24)  
• *[SLEEP, DEEP SLEEP, POWER DOWN ]*
- #define **WAKEUP\_USB0\_NEEDCLK** (1ULL << 27)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_USB0** (1ULL << 28)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_RTC\_LITE\_ALARM\_WAKEUP** (1ULL << 29)  
• *[SLEEP, DEEP SLEEP, POWER DOWN, DEEP POWER DOWN]*
- #define **WAKEUP\_EZH\_ARCH\_B** (1ULL << 30)  
• *[SLEEP, ]*
- #define **WAKEUP\_WAKEUP\_MAILBOX** (1ULL << 31)  
• *[SLEEP, DEEP SLEEP, POWER DOWN ]*
- #define **WAKEUP\_GPIO\_INT0\_4** (1ULL << 32)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_5** (1ULL << 33)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_6** (1ULL << 34)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_GPIO\_INT0\_7** (1ULL << 35)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_TIMER2** (1ULL << 36)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_TIMER4** (1ULL << 37)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_OS\_EVENT\_TIMER** (1ULL << 38)  
• *[SLEEP, DEEP SLEEP, POWER DOWN, DEEP POWER DOWN]*
- #define **WAKEUP\_SDIO** (1ULL << 42)  
• *[SLEEP, ]*
- #define **WAKEUP\_USB1** (1ULL << 47)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_USB1\_NEEDCLK** (1ULL << 48)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_SEC\_HYPERVISOR\_CALL** (1ULL << 49)  
• *[SLEEP, ]*
- #define **WAKEUP\_SEC\_GPIO\_INT0\_0** (1ULL << 50)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_SEC\_GPIO\_INT0\_1** (1ULL << 51)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_PLU** (1ULL << 52)  
• *[SLEEP, DEEP SLEEP ]*
- #define **WAKEUP\_SHA** (1ULL << 54)  
• *[SLEEP, ]*
- #define **WAKEUP\_CASPER** (1ULL << 55)  
• *[SLEEP, ]*
- #define **WAKEUP\_PUFF** (1ULL << 56)  
• *[SLEEP, ]*
- #define **WAKEUP\_PQ** (1ULL << 57)  
• *[SLEEP, ]*
- #define **WAKEUP\_SDMA1** (1ULL << 58)  
• *[SLEEP, DEEP SLEEP ]*

- #define **WAKEUP\_LSPI\_HS** (1ULL << 59)  
*[SLEEP, DEEP SLEEP]*
- #define **WAKEUP\_ALLWAKEUIOS** (1ULL << 63)  
*[, DEEP POWER DOWN]*
- #define **LOWPOWER\_HWWAKE\_FORCED** (1UL << 0)  
*Sleep Postpone.*
- #define **LOWPOWER\_HWWAKE\_PERIPHERALS** (1UL << 1)  
*Wake for Flexcomms.*
- #define **LOWPOWER\_HWWAKE\_SDMA0** (1UL << 3)  
*Wake for DMA0.*
- #define **LOWPOWER\_HWWAKE\_SDMA1** (1UL << 5)  
*Wake for DMA1.*
- #define **LOWPOWER\_HWWAKE\_ENABLE\_FRO192M** (1UL << 31)  
*Need to be set if FRO192M is disable - via PDCTRL0 - in Deep Sleep mode and any of \ LOWPOWER\_HWWAKE\_PERIPHERALS, LOWPOWER\_HWWAKE\_SDMA0 or LOWPOWER\_HWWAKE\_SDMA1 is set.*
- #define **LOWPOWER\_CPURETCTRL\_ENA\_DISABLE** 0  
*In POWER DOWN mode, CPU Retention is disabled.*
- #define **LOWPOWER\_CPURETCTRL\_ENA\_ENABLE** 1  
*In POWER DOWN mode, CPU Retention is enabled.*
- #define **LOWPOWER\_WAKEUIOSRC\_PIO0\_INDEX** 0  
*Wake up I/O sources.*
- #define **LOWPOWER\_WAKEUIOSRC\_PIO1\_INDEX** 2  
*Pin P0(28)*
- #define **LOWPOWER\_WAKEUIOSRC\_PIO2\_INDEX** 4  
*Pin P1(18)*
- #define **LOWPOWER\_WAKEUIOSRC\_PIO3\_INDEX** 6  
*Pin P1(30)*
- #define **LOWPOWER\_WAKEUIOSRC\_DISABLE** 0  
*Wake up is disable.*
- #define **LOWPOWER\_WAKEUIOSRC\_RISING** 1  
*Wake up on rising edge.*
- #define **LOWPOWER\_WAKEUIOSRC\_FALLING** 2  
*Wake up on falling edge.*
- #define **LOWPOWER\_WAKEUIOSRC\_RISING\_FALLING** 3  
*Wake up on both rising or falling edges.*
- #define **LOWPOWER\_WAKEUIO\_PIO0\_PULLUPDOWN\_INDEX** 8  
*Wake-up I/O 0 pull-up/down configuration index.*
- #define **LOWPOWER\_WAKEUIO\_PIO1\_PULLUPDOWN\_INDEX** 9  
*Wake-up I/O 1 pull-up/down configuration index.*
- #define **LOWPOWER\_WAKEUIO\_PIO2\_PULLUPDOWN\_INDEX** 10  
*Wake-up I/O 2 pull-up/down configuration index.*
- #define **LOWPOWER\_WAKEUIO\_PIO3\_PULLUPDOWN\_INDEX** 11  
*Wake-up I/O 3 pull-up/down configuration index.*
- #define **LOWPOWER\_WAKEUIO\_PIO0\_PULLUPDOWN\_MASK** (1UL << LOWPOWER\_WAKEUIO\_PIO0\_PULLUPDOWN\_INDEX)  
*Wake-up I/O 0 pull-up/down mask.*
- #define **LOWPOWER\_WAKEUIO\_PIO1\_PULLUPDOWN\_MASK** (1UL << LOWPOWER\_WAKEUIO\_PIO1\_PULLUPDOWN\_INDEX)  
*Wake-up I/O 1 pull-up/down mask.*
- #define **LOWPOWER\_WAKEUIO\_PIO2\_PULLUPDOWN\_MASK** (1UL << LOWPOWER\_WAKEUIO\_PIO2\_PULLUPDOWN\_INDEX)

WAKEUIO\_PIO2\_PULLUPDOWN\_INDEX)

*Wake-up I/O 2 pull-up/down mask.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO3\\_PULLUPDOWN\\_MASK](#) (1UL << LOWPOWER\_WAKEUIO\_PIO3\_PULLUPDOWN\_INDEX)

*Wake-up I/O 3 pull-up/down mask.*

- #define [LOWPOWER\\_WAKEUIO\\_PULLDOWN](#) 0

*Select pull-down.*

- #define [LOWPOWER\\_WAKEUIO\\_PULLUP](#) 1

*Select pull-up.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO0\\_DISABLEPULLUPDOWN\\_INDEX](#) 12

*Wake-up I/O 0 pull-up/down disable/enable control index.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO1\\_DISABLEPULLUPDOWN\\_INDEX](#) 13

*Wake-up I/O 1 pull-up/down disable/enable control index.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO2\\_DISABLEPULLUPDOWN\\_INDEX](#) 14

*Wake-up I/O 2 pull-up/down disable/enable control index.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO3\\_DISABLEPULLUPDOWN\\_INDEX](#) 15

*Wake-up I/O 3 pull-up/down disable/enable control index.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO0\\_DISABLEPULLUPDOWN\\_MASK](#) (1UL << LOWPOWER\_WAKEUIO\_PIO0\_DISABLEPULLUPDOWN\_INDEX)

*Wake-up I/O 0 pull-up/down disable/enable mask.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO1\\_DISABLEPULLUPDOWN\\_MASK](#) (1UL << LOWPOWER\_WAKEUIO\_PIO1\_DISABLEPULLUPDOWN\_INDEX)

*Wake-up I/O 1 pull-up/down disable/enable mask.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO2\\_DISABLEPULLUPDOWN\\_MASK](#) (1UL << LOWPOWER\_WAKEUIO\_PIO2\_DISABLEPULLUPDOWN\_INDEX)

*Wake-up I/O 2 pull-up/down disable/enable mask.*

- #define [LOWPOWER\\_WAKEUIO\\_PIO3\\_DISABLEPULLUPDOWN\\_MASK](#) (1UL << LOWPOWER\_WAKEUIO\_PIO3\_DISABLEPULLUPDOWN\_INDEX)

*Wake-up I/O 3 pull-up/down disable/enable mask.*

## Enumerations

- enum [pd\\_bit\\_t](#)

*Analog components power modes control during low power modes.*

- enum [power\\_bod\\_vbat\\_level\\_t](#) {



```

kPOWER_BodVbatLevel1000mv = 0,
kPOWER_BodVbatLevel1100mv = 1,
kPOWER_BodVbatLevel1200mv = 2,
kPOWER_BodVbatLevel1300mv = 3,
kPOWER_BodVbatLevel1400mv = 4,
kPOWER_BodVbatLevel1500mv = 5,
kPOWER_BodVbatLevel1600mv = 6,
kPOWER_BodVbatLevel1650mv = 7,
kPOWER_BodVbatLevel1700mv = 8,
kPOWER_BodVbatLevel1750mv = 9,
kPOWER_BodVbatLevel1800mv = 10,
kPOWER_BodVbatLevel1900mv = 11,
kPOWER_BodVbatLevel2000mv = 12,
kPOWER_BodVbatLevel2100mv = 13,
kPOWER_BodVbatLevel2200mv = 14,
kPOWER_BodVbatLevel2300mv = 15,
kPOWER_BodVbatLevel2400mv = 16,
kPOWER_BodVbatLevel2500mv = 17,
kPOWER_BodVbatLevel2600mv = 18,
kPOWER_BodVbatLevel2700mv = 19,
kPOWER_BodVbatLevel2806mv = 20,
kPOWER_BodVbatLevel2900mv = 21,
kPOWER_BodVbatLevel3000mv = 22,
kPOWER_BodVbatLevel3100mv = 23,
kPOWER_BodVbatLevel3200mv = 24,
kPOWER_BodVbatLevel3300mv = 25 }
• enum power_bod_hyst_t {
 kPOWER_BodHystLevel25mv = 0U,
 kPOWER_BodHystLevel50mv = 1U,
 kPOWER_BodHystLevel75mv = 2U,
 kPOWER_BodHystLevel100mv = 3U }
• enum power_bod_core_level_t {
 kPOWER_BodCoreLevel600mv = 0,
 kPOWER_BodCoreLevel650mv = 1,
 kPOWER_BodCoreLevel700mv = 2,
 kPOWER_BodCoreLevel750mv = 3,
 kPOWER_BodCoreLevel800mv = 4,
 kPOWER_BodCoreLevel850mv = 5,
 kPOWER_BodCoreLevel900mv = 6,
 kPOWER_BodCoreLevel950mv = 7 }

```

## Functions

- static void [POWER\\_EnablePD](#) (pd\_bit\_t en)  
API to enable PDRUNCFG bit in the Syscon.

- static void **POWER\_DisablePD** (pd\_bit\_t en)  
*API to disable PDRUNCFG bit in the Syscon.*
- static void **POWER\_SetBodVbatLevel** (power\_bod\_vbat\_level\_t level, power\_bod\_hyst\_t hyst, bool enBodVbatReset)  
*set BOD VBAT level.*
- static void **POWER\_EnableDeepSleep** (void)  
*API to enable deep sleep bit in the ARM Core.*
- static void **POWER\_DisableDeepSleep** (void)  
*API to disable deep sleep bit in the ARM Core.*
- void **POWER\_CycleCpuAndFlash** (void)  
*Shut off the Flash and execute the \_WFI(), then power up the Flash after wake-up event This MUST BE EXECUTED outside the Flash: either from ROM or from SRAM. The rest could stay in Flash. But, for consistency, it is preferable to have all functions defined in this file implemented in ROM.*
- void **POWER\_EnterDeepSleep** (uint32\_t exclude\_from\_pd, uint32\_t sram\_retention\_ctrl, uint64\_t wakeup\_interrupts, uint32\_t hardware\_wake\_ctrl)  
*Configures and enters in DEEP-SLEEP low power mode.*
- void **POWER\_EnterPowerDown** (uint32\_t exclude\_from\_pd, uint32\_t sram\_retention\_ctrl, uint64\_t wakeup\_interrupts, uint32\_t cpu\_retention\_ctrl)  
*Configures and enters in POWERDOWN low power mode.*
- void **POWER\_EnterDeepPowerDown** (uint32\_t exclude\_from\_pd, uint32\_t sram\_retention\_ctrl, uint64\_t wakeup\_interrupts, uint32\_t wakeup\_io\_ctrl)  
*Configures and enters in DEEPPOWERDOWN low power mode.*
- void **POWER\_EnterSleep** (void)  
*Configures and enters in SLEEP low power mode.*
- void **POWER\_SetVoltageForFreq** (uint32\_t system\_freq\_hz)  
*Power Library API to choose normal regulation and set the voltage for the desired operating frequency.*
- uint32\_t **POWER\_GetLibVersion** (void)  
*Power Library API to return the library version.*
- void **POWER\_Xtal16mhzCapabankTrim** (int32\_t pi32\_16MfXtalIecLoadpF\_x100, int32\_t pi32\_16MfXtalPPcbParCappF\_x100, int32\_t pi32\_16MfXtalNPcbParCappF\_x100)  
*Sets board-specific trim values for 16MHz XTAL.*
- void **POWER\_Xtal32khzCapabankTrim** (int32\_t pi32\_32kfXtalIecLoadpF\_x100, int32\_t pi32\_32kfXtalPPcbParCappF\_x100, int32\_t pi32\_32kfXtalNPcbParCappF\_x100)  
*Sets board-specific trim values for 32kHz XTAL.*
- void **POWER\_SetXtal16mhzLdo** (void)  
*Enables and sets LDO for 16MHz XTAL.*
- void **POWER\_SetXtal16mhzTrim** (uint32\_t amp, uint32\_t gm)  
*Set up 16-MHz XTAL Trimmings.*

## Driver version

- #define **FSL\_POWER\_DRIVER\_VERSION** (MAKE\_VERSION(1, 0, 0))  
*power driver version 1.0.0.*

#### 4.0.46.4 Macro Definition Documentation

**4.0.46.4.1 #define FSL\_POWER\_DRIVER\_VERSION (MAKE\_VERSION(1, 0, 0))**

**4.0.46.4.2 #define LOWPOWER\_SRAMRETCTRL\_RETEN\_RAMX0 (1UL << 0)**

Enable SRAMX\_0 retention when entering in Low power modes

**4.0.46.4.3 #define LOWPOWER\_HWWAKE\_FORCED (1UL << 0)**

Force peripheral clocking to stay on during deep-sleep mode.

**4.0.46.4.4 #define LOWPOWER\_HWWAKE\_PERIPHERALS (1UL << 1)**

Any Flexcomm FIFO reaching the level specified by its own TXLVL will cause \ peripheral clocking to wake up temporarily while the related status is asserted

**4.0.46.4.5 #define LOWPOWER\_HWWAKE\_SDMA0 (1UL << 3)**

DMA0 being busy will cause peripheral clocking to remain running until DMA \ completes. Used in conjunction with LOWPOWER\_HWWAKE\_PERIPHERALS

**4.0.46.4.6 #define LOWPOWER\_HWWAKE\_SDMA1 (1UL << 5)**

DMA0 being busy will cause peripheral clocking to remain running until DMA \ completes. Used in conjunction with LOWPOWER\_HWWAKE\_PERIPHERALS

**4.0.46.4.7 #define LOWPOWER\_WAKEUPIOSRC\_PIO0\_INDEX 0**

Pin P1( 1)

#### 4.0.46.5 Enumeration Type Documentation

**4.0.46.5.1 enum power\_bod\_vbat\_level\_t**

Enumerator

|                                  |                                     |
|----------------------------------|-------------------------------------|
| <i>kPOWER_BodVbatLevel1000mv</i> | Brown out detector VBAT level 1V.   |
| <i>kPOWER_BodVbatLevel1100mv</i> | Brown out detector VBAT level 1.1V. |
| <i>kPOWER_BodVbatLevel1200mv</i> | Brown out detector VBAT level 1.2V. |
| <i>kPOWER_BodVbatLevel1300mv</i> | Brown out detector VBAT level 1.3V. |
| <i>kPOWER_BodVbatLevel1400mv</i> | Brown out detector VBAT level 1.4V. |

|                                         |                                       |
|-----------------------------------------|---------------------------------------|
| <b><i>kPOWER_BodVbatLevel1500mv</i></b> | Brown out detector VBAT level 1.5V.   |
| <b><i>kPOWER_BodVbatLevel1600mv</i></b> | Brown out detector VBAT level 1.6V.   |
| <b><i>kPOWER_BodVbatLevel1650mv</i></b> | Brown out detector VBAT level 1.65V.  |
| <b><i>kPOWER_BodVbatLevel1700mv</i></b> | Brown out detector VBAT level 1.7V.   |
| <b><i>kPOWER_BodVbatLevel1750mv</i></b> | Brown out detector VBAT level 1.75V.  |
| <b><i>kPOWER_BodVbatLevel1800mv</i></b> | Brown out detector VBAT level 1.8V.   |
| <b><i>kPOWER_BodVbatLevel1900mv</i></b> | Brown out detector VBAT level 1.9V.   |
| <b><i>kPOWER_BodVbatLevel2000mv</i></b> | Brown out detector VBAT level 2V.     |
| <b><i>kPOWER_BodVbatLevel2100mv</i></b> | Brown out detector VBAT level 2.1V.   |
| <b><i>kPOWER_BodVbatLevel2200mv</i></b> | Brown out detector VBAT level 2.2V.   |
| <b><i>kPOWER_BodVbatLevel2300mv</i></b> | Brown out detector VBAT level 2.3V.   |
| <b><i>kPOWER_BodVbatLevel2400mv</i></b> | Brown out detector VBAT level 2.4V.   |
| <b><i>kPOWER_BodVbatLevel2500mv</i></b> | Brown out detector VBAT level 2.5V.   |
| <b><i>kPOWER_BodVbatLevel2600mv</i></b> | Brown out detector VBAT level 2.6V.   |
| <b><i>kPOWER_BodVbatLevel2700mv</i></b> | Brown out detector VBAT level 2.7V.   |
| <b><i>kPOWER_BodVbatLevel2806mv</i></b> | Brown out detector VBAT level 2.806V. |
| <b><i>kPOWER_BodVbatLevel2900mv</i></b> | Brown out detector VBAT level 2.9V.   |
| <b><i>kPOWER_BodVbatLevel3000mv</i></b> | Brown out detector VBAT level 3.0V.   |
| <b><i>kPOWER_BodVbatLevel3100mv</i></b> | Brown out detector VBAT level 3.1V.   |
| <b><i>kPOWER_BodVbatLevel3200mv</i></b> | Brown out detector VBAT level 3.2V.   |
| <b><i>kPOWER_BodVbatLevel3300mv</i></b> | Brown out detector VBAT level 3.3V.   |

#### 4.0.46.5.2 enum power\_bod\_hyst\_t

Enumerator

|                                        |                                     |
|----------------------------------------|-------------------------------------|
| <b><i>kPOWER_BodHystLevel25mv</i></b>  | BOD Hysteresis control level 25mv.  |
| <b><i>kPOWER_BodHystLevel50mv</i></b>  | BOD Hysteresis control level 50mv.  |
| <b><i>kPOWER_BodHystLevel75mv</i></b>  | BOD Hysteresis control level 75mv.  |
| <b><i>kPOWER_BodHystLevel100mv</i></b> | BOD Hysteresis control level 100mv. |

#### 4.0.46.5.3 enum power\_bod\_core\_level\_t

Enumerator

|                                        |                                      |
|----------------------------------------|--------------------------------------|
| <b><i>kPOWER_BodCoreLevel600mv</i></b> | Brown out detector core level 600mV. |
| <b><i>kPOWER_BodCoreLevel650mv</i></b> | Brown out detector core level 650mV. |
| <b><i>kPOWER_BodCoreLevel700mv</i></b> | Brown out detector core level 700mV. |
| <b><i>kPOWER_BodCoreLevel750mv</i></b> | Brown out detector core level 750mV. |
| <b><i>kPOWER_BodCoreLevel800mv</i></b> | Brown out detector core level 800mV. |
| <b><i>kPOWER_BodCoreLevel850mv</i></b> | Brown out detector core level 850mV. |
| <b><i>kPOWER_BodCoreLevel900mv</i></b> | Brown out detector core level 900mV. |
| <b><i>kPOWER_BodCoreLevel950mv</i></b> | Brown out detector core level 950mV. |



#### 4.0.46.6 Function Documentation

4.0.46.6.1 `static void POWER_EnablePD ( pd_bit_t en ) [inline], [static]`

Note that enabling the bit powers down the peripheral

#### Parameters

|           |                                                 |
|-----------|-------------------------------------------------|
| <i>en</i> | peripheral for which to enable the PDRUNCFG bit |
|-----------|-------------------------------------------------|

#### Returns

none

**4.0.46.6.2 static void POWER\_DisablePD ( pd\_bit\_t *en* ) [inline], [static]**

Note that disabling the bit powers up the peripheral

#### Parameters

|           |                                                  |
|-----------|--------------------------------------------------|
| <i>en</i> | peripheral for which to disable the PDRUNCFG bit |
|-----------|--------------------------------------------------|

#### Returns

none

**4.0.46.6.3 static void POWER\_SetBodVbatLevel ( power\_bod\_vbat\_level\_t *level*,  
power\_bod\_hyst\_t *hyst*, bool *enBodVbatReset* ) [inline], [static]**

#### Parameters

|                        |                             |
|------------------------|-----------------------------|
| <i>level</i>           | BOD detect level            |
| <i>hyst</i>            | BoD Hysteresis control      |
| <i>enBodVbat-Reset</i> | VBAT brown out detect reset |

**4.0.46.6.4 static void POWER\_EnableDeepSleep ( void ) [inline], [static]**

#### Parameters

|             |  |
|-------------|--|
| <i>none</i> |  |
|-------------|--|

#### Returns

none

**4.0.46.6.5 static void POWER\_DisableDeepSleep ( void ) [inline], [static]**

## Parameters

|             |  |
|-------------|--|
| <i>none</i> |  |
|-------------|--|

## Returns

none

### 4.0.46.6.6 void POWER\_CycleCpuAndFlash ( void )

## Parameters

|             |  |
|-------------|--|
| <i>None</i> |  |
|-------------|--|

## Returns

Nothing

### 4.0.46.6.7 void POWER\_EnterDeepSleep ( uint32\_t *exclude\_from\_pd*, uint32\_t *sram\_retention\_ctrl*, uint64\_t *wakeup\_interrupts*, uint32\_t *hardware\_wake\_ctrl* )

## Parameters


|                               |  |
|-------------------------------|--|
| <i>exclude_from_pd</i> ,:     |  |
| <i>sram_retention_ctrl</i> ,: |  |
| <i>wakeup_interrupts</i> ,:   |  |
| <i>hardware_wake_ctrl</i> ,:  |  |

## Returns

Nothing

!!! IMPORTANT NOTES :

0 - CPU0 & System CLock frequency is switched to FRO12MHz and is NOT restored back by the API. 1 - CPU0 Interrupt Enable registers (NVIC->ISER) are modified by this function. They are restored back in case of CPU retention or if POWERDOWN is not taken (for instance because an interrupt is pending). 2 - The Non Maskable Interrupt (NMI) is disabled and its configuration before calling this function will be restored back if POWERDOWN is not taken (for instance because an RTC or OSTIMER interrupt is pending). 3 - The HARD FAULT handler should execute from SRAM. (The Hard fault handler should initiate a full chip reset) reset)



**4.0.46.6.8** void POWER\_EnterPowerDown ( uint32\_t *exclude\_from\_pd*, uint32\_t *sram\_retention\_ctrl*, uint64\_t *wakeup\_interrupts*, uint32\_t *cpu\_retention\_ctrl* )



## Parameters

|                              |                                                                                             |
|------------------------------|---------------------------------------------------------------------------------------------|
| <i>exclude_from_pd,:</i>     |                                                                                             |
| <i>sram_retention_ctrl,:</i> |                                                                                             |
| <i>wakeup_interrupts,:</i>   |                                                                                             |
| <i>cpu_retention_ctrl,:</i>  | 0 = CPU retention is disable / 1 = CPU retention is enabled, all other values are RESERVED. |

## Returns

Nothing

!!! IMPORTANT NOTES :

0 - CPU0 & System CLock frequency is switched to FRO12MHz and is NOT restored back by the API. 1 - CPU0 Interrupt Enable registers (NVIC->ISER) are modified by this function. They are restored back in case of CPU retention or if POWERDOWN is not taken (for instance because an interrupt is pending). 2 - The Non Maskable Interrupt (NMI) is disabled and its configuration before calling this function will be restored back if POWERDOWN is not taken (for instance because an RTC or OSTIMER interrupt is pending). 3 - In case of CPU retention, it is the responsibility of the user to make sure that SRAM instance containing the stack used to call this function WILL BE preserved during low power (via parameter "sram\_retention\_ctrl") 4 - The HARD FAULT handler should execute from SRAM. (The Hard fault handler should initiate a full chip reset) reset)

**4.0.46.6.9 void POWER\_EnterDeepPowerDown ( uint32\_t *exclude\_from\_pd*, uint32\_t *sram\_retention\_ctrl*, uint64\_t *wakeup\_interrupts*, uint32\_t *wakeup\_io\_ctrl* )**

## Parameters

|                              |  |
|------------------------------|--|
| <i>exclude_from_pd,:</i>     |  |
| <i>sram_retention_ctrl,:</i> |  |
| <i>wakeup_interrupts,:</i>   |  |

|                         |  |
|-------------------------|--|
| <i>wakeup_io_ctrl,:</i> |  |
|-------------------------|--|

#### Returns

Nothing

!!! IMPORTANT NOTES :

0 - CPU0 & System CLock frequency is switched to FRO12MHz and is NOT restored back by the API. 1 - CPU0 Interrupt Enable registers (NVIC->ISER) are modified by this function. They are restored back if DEEPPowerDown is not taken (for instance because an RTC or OSTIMER interrupt is pending). 2 - The Non Maskable Interrupt (NMI) is disabled and its configuration before calling this function will be restored back if DEEPPowerDown is not taken (for instance because an RTC or OSTIMER interrupt is pending). 3 - The HARD FAULT handler should execute from SRAM. (The Hard fault handler should initiate a full chip reset)

#### 4.0.46.6.10 void POWER\_EnterSleep ( void )

##### Parameters

|   |  |
|---|--|
| : |  |
|---|--|

#### Returns

Nothing

#### 4.0.46.6.11 void POWER\_SetVoltageForFreq ( uint32\_t system\_freq\_hz )

##### Parameters

|                       |                                                                                                                                                                 |
|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>system_freq_hz</i> | - The desired frequency (in Hertz) at which the part would like to operate, note that the voltage and flash wait states should be set before changing frequency |
|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|

#### Returns

none

#### 4.0.46.6.12 uint32\_t POWER\_GetLibVersion ( void )

## Parameters

|             |  |
|-------------|--|
| <i>none</i> |  |
|-------------|--|

## Returns

version number of the power library

**4.0.46.6.13** void POWER\_Xtal16mhzCapabankTrim ( int32\_t *pi32\_16MfXtalIecLoadpF\_x100*, int32\_t *pi32\_16MfXtalPPcbParCappF\_x100*, int32\_t *pi32\_16MfXtalNPcbParCappF\_x100* )

## Parameters

|                                       |                                                                                          |
|---------------------------------------|------------------------------------------------------------------------------------------|
| <i>pi32_32MfXtalIecLoadpF_x100</i>    | Load capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120              |
| <i>pi32_32MfXtalPPcbParCappF_x100</i> | PCB +ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120 |
| <i>pi32_32MfXtalNPcbParCappF_x100</i> | PCB -ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120 |

## Returns

*none*

## Note

Following default Values can be used: *pi32\_32MfXtalIecLoadpF\_x100* Load capacitance, pF x 100 : 600 *pi32\_32MfXtalPPcbParCappF\_x100* PCB +ve parasitic capacitance, pF x 100 : 20 *pi32\_32MfXtalNPcbParCappF\_x100* PCB -ve parasitic capacitance, pF x 100 : 40

**4.0.46.6.14** void POWER\_Xtal32khzCapabankTrim ( int32\_t *pi32\_32kfXtalIecLoadpF\_x100*, int32\_t *pi32\_32kfXtalPPcbParCappF\_x100*, int32\_t *pi32\_32kfXtalNPcbParCappF\_x100* )

## Parameters

|                                       |                                                                                          |
|---------------------------------------|------------------------------------------------------------------------------------------|
| <i>pi32_32kfXtalIecLoadpF_x100</i>    | Load capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120              |
| <i>pi32_32kfXtalPPcbParCappF_x100</i> | PCB +ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120 |
| <i>pi32_32kfXtalNPcbParCappF_x100</i> | PCB -ve parasitic capacitance, pF x 100. For example, 6pF becomes 600, 1.2pF becomes 120 |

## Returns

none

## Note

Following default Values can be used: pi32\_32kfXtalIecLoadpF\_x100 Load capacitance, pF x 100 : 600 pi32\_32kfXtalPPcbParCappF\_x100 PCB +ve parasitic capacitance, pF x 100 : 40 pi32\_32kfXtalNPcbParCappF\_x100 PCB -ve parasitic capacitance, pF x 100 : 40

### 4.0.46.6.15 void POWER\_SetXtal16mhzLdo ( void )

## Parameters

|             |  |
|-------------|--|
| <i>none</i> |  |
|-------------|--|

## Returns

none

### 4.0.46.6.16 void POWER\_SetXtal16mhzTrim ( uint32\_t *amp*, uint32\_t *gm* )

## Parameters

---



|            |                  |
|------------|------------------|
| <i>amp</i> | Amplitude        |
| <i>gm</i>  | Transconductance |

Returns

none

## 4.0.47 POWERQUAD: PowerQuad hardware accelerator

### 4.0.47.1 Overview

The MCUXpresso SDK provides driver for the PowerQuad module of MCUXpresso SDK devices.

The PowerQuad hardware accelerator for (fixed/floating point/matrix operation) DSP functions is that idea is to replace some of the CMSIS DSP functionality with the hardware features provided by this IP.

PowerQuad driver provides the following CMSIS DSP compatible functions:

- Matrix functions

```
arm_mat_add_q15
arm_mat_add_q31
arm_mat_add_f32
arm_mat_sub_q15
arm_mat_sub_q31
arm_mat_sub_f32
arm_mat_mult_q15
arm_mat_mult_q31
arm_mat_mult_f32
arm_mat_inverse_f32
arm_mat_trans_q15
arm_mat_trans_q31
arm_mat_trans_f32
arm_mat_scale_q15
arm_mat_scale_q31
arm_mat_scale_f32
```

- Math functions

```
arm_sqrt_q15
arm_sqrt_q31
arm_sin_q15
arm_sin_q31
arm_sin_f32
arm_cos_q15
arm_cos_q31
arm_cos_f32
```

- Filter functions

```
arm_fir_q15
arm_fir_q31
arm_fir_f32
arm_conv_q15
arm_conv_q31
arm_conv_f32
arm_correlate_q15
arm_correlate_q31
arm_correlate_f32
```

- Transform functions

```
arm_rfft_q15
arm_rfft_q31
arm_cfft_q15
arm_cfft_q31
arm_fft_q15
arm_fft_q31
arm_dct4_q15
arm_dct4_q31
```

## Note

### CMSIS DSP compatible functions limitations

1. PowerQuad FFT engine only looks at the bottom 27 bits of the input word, down scale the input data to avoid saturation.
2. When use `arm_fir_q15/arm_fir_q31/arm_fir_f32` for incremental, the new data should follow the old data. For example the array for input data is `inputData[]`, and the array for output data is `outputData[]`. The first 32 input data is saved in `inputData[0:31]`, after calling `arm_fir_xxx(&fir, inputData, outputData, 32)`, the output data is saved in `outputData[0:31]`. The new input data must be saved from `inputData[32]`, then call `arm_fir_xxx(&fir, &inputData[32], &outputData[32], 32)` for incremental calculation.

The PowerQuad consists of several internal computation engines: Transform engine, Transcendental function engine, Trigonometry function engine, Dual biquad IIR filter engine, Matrix accelerator engine, FIR filter engine, CORDIC engine.

For low level APIs, all function APIs, except using coprocessor instruction and `arctan/arctanh` API, need to calling wait done API to wait for calculation complete.

## 4.0.47.2 Function groups

### 4.0.47.2.1 POWERQUAD functional Operation

This group implements the POWERQUAD functional API.

## Data Structures

- struct [pq\\_prescale\\_t](#)  
*Coprocessor prescale. [More...](#)*
- struct [pq\\_config\\_t](#)  
*powerquad data structure format [More...](#)*
- struct [pq\\_biquad\\_param\\_t](#)  
*Struct to save biquad parameters. [More...](#)*
- struct [pq\\_biquad\\_state\\_t](#)  
*Struct to save biquad state. [More...](#)*
- struct [pq\\_biquad\\_cascade\\_df2\\_instance](#)  
*Instance structure for the direct form II Biquad cascade filter. [More...](#)*
- union [pq\\_float\\_t](#)  
*Conversion between integer and float type. [More...](#)*

## Macros

- #define [PQ\\_LN\\_INF](#) PQ\_LN, 1, PQ\_TRANS  
*Parameter used for vector  $\ln(x)$*
- #define [PQ\\_INV\\_INF](#) PQ\_INV, 0, PQ\_TRANS  
*Parameter used for vector  $1/x$ .*

- #define **PQ\_SQRT\_INF** PQ\_SQRT, 0, PQ\_TRANS  
*Parameter used for vector  $\sqrt{x}$*
- #define **PQ\_ISQRT\_INF** PQ\_INVSQRT, 0, PQ\_TRANS  
*Parameter used for vector  $1/\sqrt{x}$*
- #define **PQ\_ETOX\_INF** PQ\_ETOX, 0, PQ\_TRANS  
*Parameter used for vector  $e^x$ .*
- #define **PQ\_ETONX\_INF** PQ\_ETONX, 0, PQ\_TRANS  
*Parameter used for vector  $e^{(-x)}$*
- #define **PQ\_SIN\_INF** PQ\_SIN, 1, PQ\_TRIG  
*Parameter used for vector  $\sin(x)$*
- #define **PQ\_COS\_INF** PQ\_COS, 1, PQ\_TRIG  
*Parameter used for vector  $\cos(x)$*
- #define **PQ\_Initiate\_Vector\_Func**(pSrc, pDst)  
*Start 32-bit data vector calculation.*
- #define **PQ\_End\_Vector\_Func**() \_\_asm volatile("POP {r2-r7}")  
*End vector calculation.*
- #define **PQ\_StartVector**(PSRC, PDST, LENGTH)  
*Start 32-bit data vector calculation.*
- #define **PQ\_StartVectorFixed16**(PSRC, PDST, LENGTH)  
*Start 16-bit data vector calculation.*
- #define **PQ\_StartVectorQ15**(PSRC, PDST, LENGTH)  
*Start Q15-bit data vector calculation.*
- #define **PQ\_EndVector**() \_\_asm volatile("POP {r3-r10} \n")  
*End vector calculation.*
- #define **PQ\_Vector8F32**(BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE)  
*Float data vector calculation.*
- #define **PQ\_Vector8Fixed32**(BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE)  
*Fixed 32bits data vector calculation.*
- #define **PQ\_Vector8Fixed16**(BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE)  
*Fixed 32bits data vector calculation.*
- #define **PQ\_Vector8Q15**(BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE)  
*Q15 data vector calculation.*
- #define **PQ\_DF2\_Vector8\_FP**(middle, last)  
*Float data vector biquad direct form II calculation.*
- #define **PQ\_DF2\_Vector8\_FX**(middle, last)  
*Fixed data vector biquad direct form II calculation.*
- #define **PQ\_Vector8BiquadDf2F32**()  
*Float data vector biquad direct form II calculation.*
- #define **PQ\_Vector8BiquadDf2Fixed32**()  
*Fixed 32-bit data vector biquad direct form II calculation.*
- #define **PQ\_Vector8BiquadDf2Fixed16**()  
*Fixed 16-bit data vector biquad direct form II calculation.*
- #define **PQ\_DF2\_Cascade\_Vector8\_FP**(middle, last)  
*Float data vector direct form II biquad cascade filter.*
- #define **PQ\_DF2\_Cascade\_Vector8\_FX**(middle, last)  
*Fixed data vector direct form II biquad cascade filter.*
- #define **PQ\_Vector8BiquadDf2CascadeF32**()  
*Float data vector direct form II biquad cascade filter.*
- #define **PQ\_Vector8BiquadDf2CascadeFixed32**()



- *Fixed 32-bit data vector direct form II biquad cascade filter.*  
• #define **PQ\_Vector8BiquadDf2CascadeFixed16()**
- *Fixed 16-bit data vector direct form II biquad cascade filter.*  
• #define **POWERQUAD\_MAKE\_MATRIX\_LEN**(mat1Row, mat1Col, mat2Col) (((uint32\_t)(mat1Row) << 0U) | ((uint32\_t)(mat1Col) << 8U) | ((uint32\_t)(mat2Col) << 16U))
- *Make the length used for matrix functions.*  
• #define **PQ\_Q31\_2\_FLOAT**(x) (((float)(x)) / 2147483648.0f)
- *Convert Q31 to float.*  
• #define **PQ\_Q15\_2\_FLOAT**(x) (((float)(x)) / 32768.0f)
- *Convert Q15 to float.*

## Enumerations

- enum **pq\_computationengine\_t** {  
    **kPQ\_CP\_PQ** = 0,  
    **kPQ\_CP\_MTX** = 1,  
    **kPQ\_CP\_FFT** = 2,  
    **kPQ\_CP\_FIR** = 3,  
    **kPQ\_CP\_CORDIC** = 5 }  
    *powerquad computation engine*
- enum **pq\_format\_t** {  
    **kPQ\_16Bit** = 0,  
    **kPQ\_32Bit** = 1,  
    **kPQ\_Float** = 2 }  
    *powerquad data structure format type*
- enum **pq\_cordic\_iter\_t** {  
    **kPQ\_Iteration\_8** = 0,  
    **kPQ\_Iteration\_16**,  
    **kPQ\_Iteration\_24** }  
    *CORDIC iteration.*

## Driver version

- #define **FSL\_POWERQUAD\_DRIVER\_VERSION** (**MAKE\_VERSION**(2, 0, 3))  
    *Version.*

## POWERQUAD functional Operation

- void **PQ\_GetDefaultConfig** (pq\_config\_t \*config)  
    *Get default configuration.*
- void **PQ\_SetConfig** (POWERQUAD\_Type \*base, const pq\_config\_t \*config)  
    *Set configuration with format/prescale.*
- static void **PQ\_SetCoproprocessorScaler** (POWERQUAD\_Type \*base, const pq\_prescale\_t \*prescale)  
    *set coprocessor scaler for coprocessor instructions, this function is used to set output saturation and scaling for input/output.*
- void **PQ\_Init** (POWERQUAD\_Type \*base)  
    *Initializes the POWERQUAD module.*

- void **PQ\_Deinit** (POWERQUAD\_Type \*base)  
*De-initializes the POWERQUAD module.*
- void **PQ\_SetFormat** (POWERQUAD\_Type \*base, **pq\_computationengine\_t** engine, **pq\_format\_t** format)  
*Set format for non-coprocessor instructions.*
- static void **PQ\_WaitDone** (POWERQUAD\_Type \*base)  
*Wait for the completion.*
- static void **PQ\_LnF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point natural log.*
- static void **PQ\_InvF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point reciprocal.*
- static void **PQ\_SqrtF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point square-root.*
- static void **PQ\_InvSqrtF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point inverse square-root.*
- static void **PQ\_EtoxF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point natural exponent.*
- static void **PQ\_EtonxF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point natural exponent with negative parameter.*
- static void **PQ\_SinF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point sine.*
- static void **PQ\_CosF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point cosine.*
- static void **PQ\_BiquadF32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point biquad.*
- static void **PQ\_DivF32** (float \*x1, float \*x2, float \*pDst)  
*Processing function for the floating-point division.*
- static void **PQ\_Biquad1F32** (float \*pSrc, float \*pDst)  
*Processing function for the floating-point biquad.*
- static int32\_t **PQ\_LnFixed** (int32\_t val)  
*Processing function for the fixed natural log.*
- static int32\_t **PQ\_InvFixed** (int32\_t val)  
*Processing function for the fixed reciprocal.*
- static uint32\_t **PQ\_SqrtFixed** (uint32\_t val)  
*Processing function for the fixed square-root.*
- static int32\_t **PQ\_InvSqrtFixed** (int32\_t val)  
*Processing function for the fixed inverse square-root.*
- static int32\_t **PQ\_EtoxFixed** (int32\_t val)  
*Processing function for the Fixed natural exponent.*
- static int32\_t **PQ\_EtonxFixed** (int32\_t val)  
*Processing function for the fixed natural exponent with negative parameter.*
- static int32\_t **PQ\_SinQ31** (int32\_t val)  
*Processing function for the fixed sine.*
- static int16\_t **PQ\_SinQ15** (int16\_t val)  
*Processing function for the fixed sine.*
- static int32\_t **PQ\_CosQ31** (int32\_t val)  
*Processing function for the fixed cosine.*
- static int16\_t **PQ\_CosQ15** (int16\_t val)  
*Processing function for the fixed sine.*
- static int32\_t **PQ\_BiquadFixed** (int32\_t val)  
*Processing function for the fixed biquad.*

- void [PQ\\_VectorLnF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised natural log.*
- void [PQ\\_VectorInvF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised reciprocal.*
- void [PQ\\_VectorSqrtF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised square-root.*
- void [PQ\\_VectorInvSqrtF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised inverse square-root.*
- void [PQ\\_VectorEtoxF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised natural exponent.*
- void [PQ\\_VectorEtonxF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised natural exponent with negative parameter.*
- void [PQ\\_VectorSinF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised sine.*
- void [PQ\\_VectorCosF32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised cosine.*
- void [PQ\\_VectorLnFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the Q31 vectorised natural log.*
- void [PQ\\_VectorInvFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the Q31 vectorised reciprocal.*
- void [PQ\\_VectorSqrtFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the 32-bit integer vectorised square-root.*
- void [PQ\\_VectorInvSqrtFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the 32-bit integer vectorised inverse square-root.*
- void [PQ\\_VectorEtoxFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the 32-bit integer vectorised natural exponent.*
- void [PQ\\_VectorEtonxFixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the 32-bit integer vectorised natural exponent with negative parameter.*
- void [PQ\\_VectorSinQ15](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the Q15 vectorised sine.*
- void [PQ\\_VectorCosQ15](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the Q15 vectorised cosine.*
- void [PQ\\_VectorSinQ31](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the Q31 vectorised sine.*
- void [PQ\\_VectorCosQ31](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)  
*Processing function for the Q31 vectorised cosine.*
- void [PQ\\_VectorLnFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the 16-bit integer vectorised natural log.*
- void [PQ\\_VectorInvFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the 16-bit integer vectorised reciprocal.*
- void [PQ\\_VectorSqrtFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the 16-bit integer vectorised square-root.*
- void [PQ\\_VectorInvSqrtFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the 16-bit integer vectorised inverse square-root.*
- void [PQ\\_VectorEtoxFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the 16-bit integer vectorised natural exponent.*
- void [PQ\\_VectorEtonxFixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)  
*Processing function for the 16-bit integer vectorised natural exponent with negative parameter.*
- void [PQ\\_VectorBiquadDf2F32](#) (float \*pSrc, float \*pDst, int32\_t length)  
*Processing function for the floating-point vectorised biquad direct form II.*
- void [PQ\\_VectorBiquadDf2Fixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)

- Processing function for the 32-bit integer vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadDf2Fixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)
- Processing function for the 16-bit integer vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadCascadeDf2F32](#) (float \*pSrc, float \*pDst, int32\_t length)
- Processing function for the floating-point vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadCascadeDf2Fixed32](#) (int32\_t \*pSrc, int32\_t \*pDst, int32\_t length)
- Processing function for the 32-bit integer vectorised biquad direct form II.*

  - void [PQ\\_VectorBiquadCascadeDf2Fixed16](#) (int16\_t \*pSrc, int16\_t \*pDst, int32\_t length)
- Processing function for the 16-bit integer vectorised biquad direct form II.*

  - int32\_t [PQ\\_ArctanFixed](#) (POWERQUAD\_Type \*base, int32\_t x, int32\_t y, [pq\\_cordic\\_iter\\_t](#) iteration)
- Processing function for the fixed inverse trigonometric.*

  - int32\_t [PQ\\_ArctanhFixed](#) (POWERQUAD\_Type \*base, int32\_t x, int32\_t y, [pq\\_cordic\\_iter\\_t](#) iteration)
- Processing function for the fixed inverse trigonometric.*

  - static int32\_t [PQ\\_Biquad1Fixed](#) (int32\_t val)
- Processing function for the fixed biquad.*

  - void [PQ\\_TransformCFFT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*p-Result)
- Processing function for the complex FFT.*

  - void [PQ\\_TransformRFFT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*p-Result)
- Processing function for the real FFT.*

  - void [PQ\\_TransformIFFT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*p-Result)
- Processing function for the inverse complex FFT.*

  - void [PQ\\_TransformCDCT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*p-Result)
- Processing function for the complex DCT.*

  - void [PQ\\_TransformRDCT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*p-Result)
- Processing function for the real DCT.*

  - void [PQ\\_TransformIDCT](#) (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*p-Result)
- Processing function for the inverse complex DCT.*

  - void [PQ\\_BiquadBackUpInternalState](#) (POWERQUAD\_Type \*base, int32\_t biquad\_num, [pq-biquad\\_state\\_t](#) \*state)
- Processing function for backup biquad context.*

  - void [PQ\\_BiquadRestoreInternalState](#) (POWERQUAD\_Type \*base, int32\_t biquad\_num, [pq-biquad\\_state\\_t](#) \*state)
- Processing function for restore biquad context.*

  - void [PQ\\_BiquadCascadeDf2Init](#) ([pq\\_biquad\\_cascade\\_df2\\_instance](#) \*S, uint8\_t numStages, [pq-biquad\\_state\\_t](#) \*pState)
- Initialization function for the direct form II Biquad cascade filter.*

  - void [PQ\\_BiquadCascadeDf2F32](#) (const [pq\\_biquad\\_cascade\\_df2\\_instance](#) \*S, float \*pSrc, float \*p-Dst, uint32\_t blockSize)
- Processing function for the floating-point direct form II Biquad cascade filter.*

  - void [PQ\\_BiquadCascadeDf2Fixed32](#) (const [pq\\_biquad\\_cascade\\_df2\\_instance](#) \*S, int32\_t \*pSrc, int32\_t \*pDst, uint32\_t blockSize)

- Processing function for the Q31 direct form II Biquad cascade filter.*
- void **PQ\_BiquadCascadeDf2Fixed16** (const **pq\_biquad\_cascade\_df2\_instance** \*S, int16\_t \*pSrc, int16\_t \*pDst, uint32\_t blockSize)
- Processing function for the Q15 direct form II Biquad cascade filter.*
- void **PQ\_FIR** (POWERQUAD\_Type \*base, const void \*pAData, int32\_t ALength, const void \*pBData, int32\_t BLength, void \*pResult, uint32\_t opType)
- Processing function for the FIR.*
- void **PQ\_FIRIncrement** (POWERQUAD\_Type \*base, int32\_t ALength, int32\_t BLength, int32\_t xOffset)
- Processing function for the incremental FIR.*
- void **PQ\_MatrixAddition** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the matrix addition.*
- void **PQ\_MatrixSubtraction** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the matrix subtraction.*
- void **PQ\_MatrixMultiplication** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the matrix multiplication.*
- void **PQ\_MatrixProduct** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the matrix product.*
- void **PQ\_VectorDotProduct** (POWERQUAD\_Type \*base, uint32\_t length, void \*pAData, void \*pBData, void \*pResult)
- Processing function for the vector dot product.*
- void **PQ\_MatrixInversion** (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pTmpData, void \*pResult)
- Processing function for the matrix inverse.*
- void **PQ\_MatrixTranspose** (POWERQUAD\_Type \*base, uint32\_t length, void \*pData, void \*pResult)
- Processing function for the matrix transpose.*
- void **PQ\_MatrixScale** (POWERQUAD\_Type \*base, uint32\_t length, float misc, const void \*pData, void \*pResult)
- Processing function for the matrix scale.*

### 4.0.47.3 Data Structure Documentation

#### 4.0.47.3.1 struct pq\_prescale\_t

##### Data Fields

- int8\_t **inputPrescale**  
*Input prescale.*
- int8\_t **outputPrescale**  
*Output prescale.*
- int8\_t **outputSaturate**  
*Output saturate at n bits, for example 0x11 is 8 bit space, the value will be truncated at +127 or -128.*

#### 4.0.47.3.1.1 Field Documentation

4.0.47.3.1.1.1 int8\_t pq\_prescale\_t::inputPrescale

4.0.47.3.1.1.2 int8\_t pq\_prescale\_t::outputPrescale

4.0.47.3.1.1.3 int8\_t pq\_prescale\_t::outputSaturate

4.0.47.3.2 struct pq\_config\_t

#### Data Fields

- [pq\\_format\\_t inputAFormat](#)  
*Input A format.*
- int8\_t [inputAPrescale](#)  
*Input A prescale, for example 1.5 can be  $1.5 \times 2^n$  if you scale by 'shifting' ('scaling' by a factor of n).*
- [pq\\_format\\_t inputBFormat](#)  
*Input B format.*
- int8\_t [inputBPrescale](#)  
*Input B prescale.*
- [pq\\_format\\_t outputFormat](#)  
*Out format.*
- int8\_t [outputPrescale](#)  
*Out prescale.*
- [pq\\_format\\_t tmpFormat](#)  
*Temp format.*
- int8\_t [tmpPrescale](#)  
*Temp prescale.*
- [pq\\_format\\_t machineFormat](#)  
*Machine format.*
- uint32\_t \* [tmpBase](#)  
*Tmp base address.*

#### 4.0.47.3.2.1 Field Documentation

4.0.47.3.2.1.1 `pq_format_t pq_config_t::inputAFormat`

4.0.47.3.2.1.2 `int8_t pq_config_t::inputAPrescale`

4.0.47.3.2.1.3 `pq_format_t pq_config_t::inputBFormat`

4.0.47.3.2.1.4 `int8_t pq_config_t::inputBPrescale`

4.0.47.3.2.1.5 `pq_format_t pq_config_t::outputFormat`

4.0.47.3.2.1.6 `int8_t pq_config_t::outputPrescale`

4.0.47.3.2.1.7 `pq_format_t pq_config_t::tmpFormat`

4.0.47.3.2.1.8 `int8_t pq_config_t::tmpPrescale`

4.0.47.3.2.1.9 `pq_format_t pq_config_t::machineFormat`

4.0.47.3.2.1.10 `uint32_t* pq_config_t::tmpBase`

4.0.47.3.3 `struct pq_biquad_param_t`

#### Data Fields

- float `v_n_1`  
 *$v[n-1]$ , set to 0 when initialization.*
- float `v_n`  
 *$v[n]$ , set to 0 when initialization.*
- float `a_1`  
 *$a[1]$*
- float `a_2`  
 *$a[2]$*
- float `b_0`  
 *$b[0]$*
- float `b_1`  
 *$b[1]$*
- float `b_2`  
 *$b[2]$*



#### 4.0.47.3.3.1 Field Documentation

4.0.47.3.3.1.1 float pq\_biquad\_param\_t::v\_n\_1

4.0.47.3.3.1.2 float pq\_biquad\_param\_t::v\_n

4.0.47.3.4 struct pq\_biquad\_state\_t

#### Data Fields

- pq\_biquad\_param\_t param  
*Filter parameter.*
- uint32\_t compreg  
*Internal register, set to 0 when initialization.*

#### 4.0.47.3.4.1 Field Documentation

4.0.47.3.4.1.1 pq\_biquad\_param\_t pq\_biquad\_state\_t::param

4.0.47.3.4.1.2 uint32\_t pq\_biquad\_state\_t::compreg

4.0.47.3.5 struct pq\_biquad\_cascade\_df2\_instance

#### Data Fields

- uint8\_t numStages
- pq\_biquad\_state\_t \* pState

#### 4.0.47.3.5.1 Field Documentation

4.0.47.3.5.1.1 uint8\_t pq\_biquad\_cascade\_df2\_instance::numStages

Number of 2nd order stages in the filter.

4.0.47.3.5.1.2 pq\_biquad\_state\_t\* pq\_biquad\_cascade\_df2\_instance::pState

Points to the array of state coefficients.

4.0.47.3.6 union pq\_float\_t

#### Data Fields

- float floatX  
*Float type.*
- uint32\_t integerX  
*Unsigned integer type.*



#### 4.0.47.3.6.1 Field Documentation

##### 4.0.47.3.6.1.1 float pq\_float\_t::floatX

##### 4.0.47.3.6.1.2 uint32\_t pq\_float\_t::integerX

#### 4.0.47.4 Macro Definition Documentation

##### 4.0.47.4.1 #define FSL\_POWERQUAD\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))

##### 4.0.47.4.2 #define PQ\_Initiate\_Vector\_Func( pSrc, pDst )

Value:

```
__asm volatile(
 "MOV r0, %[psrc] \n"
 "MOV r1, %[pdst] \n"
 "PUSH {r2-r7} \n"
 "LDRD r2,r3,[r0],#8 \n" ::[psrc] "r"(pSrc), \
 [pdst] "r"(pDst)
 : "r0", "r1")
```

Start the vector calculation, the input data could be float, int32\_t or Q31.

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>PSRC</i> | Pointer to the source data.      |
| <i>PDST</i> | Pointer to the destination data. |

##### 4.0.47.4.3 #define PQ\_End\_Vector\_Func( ) \_\_asm volatile("POP {r2-r7}")

This function should be called after vector calculation.

##### 4.0.47.4.4 #define PQ\_StartVector( PSRC, PDST, LENGTH )

Value:

```
__asm volatile(
 "MOV r0, %[psrc] \n"
 "MOV r1, %[pdst] \n"
 "MOV r2, %[length] \n"
 "PUSH {r3-r10} \n"
 "MOV r3, #0 \n"
 "MOV r10, #0 \n"
 "LDRD r4,r5,[r0],#8 \n" ::[psrc] "r"(PSRC), \
 [pdst] "r"(PDST), [length] "r"(LENGTH)
 : "r0", "r1", "r2")
```

Start the vector calculation, the input data could be float, int32\_t or Q31.

## Parameters

|               |                                            |
|---------------|--------------------------------------------|
| <i>PSRC</i>   | Pointer to the source data.                |
| <i>PDST</i>   | Pointer to the destination data.           |
| <i>LENGTH</i> | Number of the data, must be multiple of 8. |

### 4.0.47.4.5 #define PQ\_StartVectorFixed16( PSRC, PDST, LENGTH )

#### Value:

```
__asm volatile(
 "MOV r0, %[psrc] \n"
 "MOV r1, %[pdst] \n"
 "MOV r2, %[length] \n"
 "PUSH {r3-r10} \n"
 "MOV r3, #0 \n"
 "LDRSH r4, [r0], #2 \n"
 "LDRSH r5, [r0], #2 \n"
 "[pdst] \"r\" (PDST), [length] \"r\" (LENGTH) \n"
 : "r0", "r1", "r2")
```

Start the vector calculation, the input data could be int16\_t. This function should be use with [PQ\\_Vector8-Fixed16](#).

## Parameters

|               |                                            |
|---------------|--------------------------------------------|
| <i>PSRC</i>   | Pointer to the source data.                |
| <i>PDST</i>   | Pointer to the destination data.           |
| <i>LENGTH</i> | Number of the data, must be multiple of 8. |

### 4.0.47.4.6 #define PQ\_StartVectorQ15( PSRC, PDST, LENGTH )

#### Value:

```
__asm volatile(
 "MOV r0, %[psrc] \n"
 "MOV r1, %[pdst] \n"
 "MOV r2, %[length] \n"
 "PUSH {r3-r10} \n"
 "MOV r3, #0 \n"
 "LDR r5, [r0], #4 \n"
 "LSL r4, r5, #16 \n"
 "BFC r5, #0, #16 \n"
 "[pdst] \"r\" (PDST), [length] \"r\" (LENGTH) \n"
 : "r0", "r1", "r2")
```

Start the vector calculation, the input data could be Q15. This function should be use with [PQ\\_Vector8-Q15](#). This function is dedicate for SinQ15/CosQ15 vector calculation. Because PowerQuad only supports Q31 Sin/Cos fixed function, so the input Q15 data is left shift 16 bits first, after Q31 calculation, the output data is right shift 16 bits.

## Parameters

|               |                                            |
|---------------|--------------------------------------------|
| <i>PSRC</i>   | Pointer to the source data.                |
| <i>PDST</i>   | Pointer to the destination data.           |
| <i>LENGTH</i> | Number of the data, must be multiple of 8. |

### 4.0.47.4.7 **#define PQ\_EndVector( ) \_\_asm volatile("POP {r3-r10} \n")**

This function should be called after vector calculation.

### 4.0.47.4.8 **#define PQ\_Vector8F32( BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE )**

Float data vector calculation, the input data should be float. The parameter could be PQ\_LN\_INF, PQ\_INV\_INF, PQ\_SQRT\_INF, PQ\_ISQRT\_INF, PQ\_ETOX\_INF, PQ\_ETONX\_INF. For example, to calculate sqrt of a vector, use like this:

```
#define VECTOR_LEN 8
float input[VECTOR_LEN] = {1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0};
float output[VECTOR_LEN];

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8F32(PQ_SQRT_INF);
PQ_EndVector();
```

### 4.0.47.4.9 **#define PQ\_Vector8Fixed32( BATCH\_OPCODE, DOUBLE\_READ\_ADDERS, BATCH\_MACHINE )**

Float data vector calculation, the input data should be 32-bit integer. The parameter could be PQ\_LN\_INF, PQ\_INV\_INF, PQ\_SQRT\_INF, PQ\_ISQRT\_INF, PQ\_ETOX\_INF, PQ\_ETONX\_INF, PQ\_SIN\_INF, PQ\_COS\_INF. When this function is used for sin/cos calculation, the input data should be in the format Q1.31. For example, to calculate sqrt of a vector, use like this:

```
#define VECTOR_LEN 8
int32_t input[VECTOR_LEN] = {1, 4, 9, 16, 25, 36, 49, 64};
int32_t output[VECTOR_LEN];

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8F32(PQ_SQRT_INF);
PQ_EndVector();
```

#### 4.0.47.4.10 **#define PQ\_Vector8Fixed16( *BATCH\_OPCODE*, *DOUBLE\_READ\_ADDERS*, *BATCH\_MACHINE* )**

Float data vector calculation, the input data should be 16-bit integer. The parameter could be PQ\_LN\_INF, PQ\_INV\_INF, PQ\_SQRT\_INF, PQ\_ISQRT\_INF, PQ\_ETOX\_INF, PQ\_ETONX\_INF. For example, to calculate sqrt of a vector, use like this:

```
#define VECTOR_LEN 8
int16_t input[VECTOR_LEN] = {1, 4, 9, 16, 25, 36, 49, 64};
int16_t output[VECTOR_LEN];

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8F32(PQ_SQRT_INF);
PQ_EndVector();
```

#### 4.0.47.4.11 **#define PQ\_Vector8Q15( *BATCH\_OPCODE*, *DOUBLE\_READ\_ADDERS*, *BATCH\_MACHINE* )**

Q15 data vector calculation, this function should only be used for sin/cos Q15 calculation, and the coprocessor output prescaler must be set to 31 before this function. This function loads Q15 data and left shift 16 bits, calculate and right shift 16 bits, then stores to the output array. The input range -1 to 1 means -pi to pi. For example, to calculate sin of a vector, use like this:

```
#define VECTOR_LEN 8
int16_t input[VECTOR_LEN] = {...}
int16_t output[VECTOR_LEN];
const pq_prescale_t prescale =
{
 .inputPrescale = 0,
 .outputPrescale = 31,
 .outputSaturate = 0
};

PQ_SetCoproprocessorScaler(POWERQUAD, const pq_prescale_t *prescale);

PQ_StartVectorQ15(pSrc, pDst, length);
PQ_Vector8Q15(PQ_SQRT_INF);
PQ_EndVector();
```

#### 4.0.47.4.12 **#define PQ\_DF2\_Vector8\_FP( *middle*, *last* )**

Biquad filter, the input and output data are float data. Biquad side 0 is used. Example:

```
#define VECTOR_LEN 16
float input[VECTOR_LEN] = {1024.0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
float output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
```

```

 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_Initiate_Vector_Func(pSrc,pDst);
PQ_DF2_Vector8_FP(false,false);
PQ_DF2_Vector8_FP(true,true);
PQ_End_Vector_Func();

```

#### 4.0.47.4.13 #define PQ\_DF2\_Vector8\_FX( *middle, last* )

Biquad filter, the input and output data are fixed data. Biquad side 0 is used. Example:

```

#define VECTOR_LEN 16
int32_t input[VECTOR_LEN] = {1024, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_Initiate_Vector_Func(pSrc,pDst);
PQ_DF2_Vector8_FX(false,false);
PQ_DF2_Vector8_FX(true,true);
PQ_End_Vector_Func();

```

#### 4.0.47.4.14 #define PQ\_Vector8BiquadDf2F32( )

Biquad filter, the input and output data are float data. Biquad side 0 is used. Example:

```

#define VECTOR_LEN 8
float input[VECTOR_LEN] = {1.0, 2.0, 3.0, 4.0, 5.0, 6.0, 7.0, 8.0};
float output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

```

```

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2F32();
PQ_EndVector();

```

#### 4.0.47.4.15 #define PQ\_Vector8BiquadDf2Fixed32( )

Biquad filter, the input and output data are Q31 or 32-bit integer. Biquad side 0 is used. Example:

```

#define VECTOR_LEN 8
int32_t input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2Fixed32();
PQ_EndVector();

```

#### 4.0.47.4.16 #define PQ\_Vector8BiquadDf2Fixed16( )

Biquad filter, the input and output data are Q15 or 16-bit integer. Biquad side 0 is used. Example:

```

#define VECTOR_LEN 8
int16_t input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
int16_t output[VECTOR_LEN];
pq_biquad_state_t state =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2Fixed16();
PQ_EndVector();

```

#### 4.0.47.4.17 #define PQ\_DF2\_Cascade\_Vector8\_FP( *middle*, *last* )

The input and output data are float data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```
#define VECTOR_LEN 16
float input[VECTOR_LEN] = {1024.0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
float output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_Initiate_Vector_Func(pSrc, pDst);
PQ_DF2_Cascade_Vector8_FP(false, false);
PQ_DF2_Cascade_Vector8_FP(true, true);
PQ_End_Vector_Func();
```

#### 4.0.47.4.18 #define PQ\_DF2\_Cascade\_Vector8\_FX( *middle*, *last* )

The input and output data are fixed data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```
#define VECTOR_LEN 16
int32_t input[VECTOR_LEN] = {1024.0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};
```

```

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_Initiate_Vector_Func(pSrc, pDst);
PQ_DF2_Cascade_Vector8_FX(false, false);
PQ_DF2_Cascade_Vector8_FX(true, true);
PQ_End_Vector_Func();

```

#### 4.0.47.4.19 #define PQ\_Vector8BiquadDf2CascadeF32( )

The input and output data are float data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```

#define VECTOR_LEN 8
float input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
float output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2CascadeF32();
PQ_EndVector();

```



#### 4.0.47.4.20 #define PQ\_Vector8BiquadDf2CascadeFixed32( )

The input and output data are fixed 32-bit data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```
#define VECTOR_LEN 8
int32_t input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

pq_biquad_state_t state1 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2CascadeFixed32();
PQ_EndVector();
```

#### 4.0.47.4.21 #define PQ\_Vector8BiquadDf2CascadeFixed16( )

The input and output data are fixed 16-bit data. The data flow is input -> biquad side 1 -> biquad side 0 -> output.

```
#define VECTOR_LEN 8
int32_t input[VECTOR_LEN] = {1, 2, 3, 4, 5, 6, 7, 8};
int32_t output[VECTOR_LEN];
pq_biquad_state_t state0 =
{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

pq_biquad_state_t state1 =
```

```

{
 .param =
 {
 .a_1 = xxx,
 .a_2 = xxx,
 .b_0 = xxx,
 .b_1 = xxx,
 .b_2 = xxx,
 },
};

PQ_BiquadRestoreInternalState(POWERQUAD, 0, &state0);
PQ_BiquadRestoreInternalState(POWERQUAD, 1, &state1);

PQ_StartVector(input, output, VECTOR_LEN);
PQ_Vector8BiquadDf2CascadeFixed16();
PQ_EndVector();

```

**4.0.47.4.22** `#define POWERQUAD_MAKE_MATRIX_LEN( mat1Row, mat1Col, mat2Col ) (((uint32_t)(mat1Row) << 0U) | ((uint32_t)(mat1Col) << 8U) | ((uint32_t)(mat2Col) << 16U))`

**4.0.47.4.23** `#define PQ_Q31_2_FLOAT( x ) (((float)(x)) / 2147483648.0f)`

**4.0.47.4.24** `#define PQ_Q15_2_FLOAT( x ) (((float)(x)) / 32768.0f)`

## 4.0.47.5 Enumeration Type Documentation

### 4.0.47.5.1 enum pq\_computationengine\_t

Enumerator

*kPQ\_CP\_PQ* Math engine.  
*kPQ\_CP\_MTX* Matrix engine.  
*kPQ\_CP\_FFT* FFT engine.  
*kPQ\_CP\_FIR* FIR engine.  
*kPQ\_CP\_CORDIC* CORDIC engine.

### 4.0.47.5.2 enum pq\_format\_t

Enumerator

*kPQ\_16Bit* Int16 Fixed point.  
*kPQ\_32Bit* Int32 Fixed point.  
*kPQ\_Float* Float point.

#### 4.0.47.5.3 enum pq\_cordic\_iter\_t

Enumerator

*kPQ\_Iteration\_8* Iterate 8 times.  
*kPQ\_Iteration\_16* Iterate 16 times.  
*kPQ\_Iteration\_24* Iterate 24 times.

#### 4.0.47.6 Function Documentation

##### 4.0.47.6.1 void PQ\_GetDefaultConfig ( pq\_config\_t \* config )

This function initializes the POWERQUAD configuration structure to a default value. FORMAT register field definitions Bits[15:8] scaler (for scaled 'q31' formats) Bits[5:4] external format. 00b=q15, 01b=q31, 10b=float Bits[1:0] internal format. 00b=q15, 01b=q31, 10b=float POWERQUAD->INAFORMAT = (config->inputAPrescale << 8U) | (config->inputAFormat << 4U) | config->machineFormat

For all Powerquad operations internal format must be float (with the only exception being the FFT related functions, ie FFT/IFFT/DCT/IDCT which must be set to q31). The default values are: config->inputAFormat = kPQ\_Float; config->inputAPrescale = 0; config->inputBFormat = kPQ\_Float; config->inputBPrescale = 0; config->outputFormat = kPQ\_Float; config->outputPrescale = 0; config->tmpFormat = kPQ\_Float; config->tmpPrescale = 0; config->machineFormat = kPQ\_Float; config->tmpBase = 0xE0000000;

Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>config</i> | Pointer to "pq_config_t" structure. |
|---------------|-------------------------------------|

##### 4.0.47.6.2 void PQ\_SetConfig ( POWERQUAD\_Type \* base, const pq\_config\_t \* config )

Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>base</i>   | POWERQUAD peripheral base address   |
| <i>config</i> | Pointer to "pq_config_t" structure. |

##### 4.0.47.6.3 static void PQ\_SetCoproprocessorScaler ( POWERQUAD\_Type \* base, const pq\_prescale\_t \* prescale ) [inline], [static]

Parameters

|                 |                                       |
|-----------------|---------------------------------------|
| <i>base</i>     | POWERQUAD peripheral base address     |
| <i>prescale</i> | Pointer to "pq_prescale_t" structure. |

#### 4.0.47.6.4 void PQ\_Init ( POWERQUAD\_Type \* *base* )

Parameters

|             |                                    |
|-------------|------------------------------------|
| <i>base</i> | POWERQUAD peripheral base address. |
|-------------|------------------------------------|

#### 4.0.47.6.5 void PQ\_Deinit ( POWERQUAD\_Type \* *base* )

Parameters

|             |                                    |
|-------------|------------------------------------|
| <i>base</i> | POWERQUAD peripheral base address. |
|-------------|------------------------------------|

#### 4.0.47.6.6 void PQ\_SetFormat ( POWERQUAD\_Type \* *base*, pq\_computationengine\_t *engine*, pq\_format\_t *format* )

Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>base</i>   | POWERQUAD peripheral base address |
| <i>engine</i> | Computation engine                |
| <i>format</i> | Data format                       |

#### 4.0.47.6.7 static void PQ\_WaitDone ( POWERQUAD\_Type \* *base* ) [inline], [static]

Parameters

|             |                                   |
|-------------|-----------------------------------|
| <i>base</i> | POWERQUAD peripheral base address |
|-------------|-----------------------------------|

#### 4.0.47.6.8 static void PQ\_LnF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

#### Parameters

|              |                                                                                   |
|--------------|-----------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is (0 +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                |

#### 4.0.47.6.9 static void PQ\_InvF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

#### Parameters

|              |                                                                              |
|--------------|------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is non-zero. |
| <i>*pDst</i> | points to the block of output data                                           |

#### 4.0.47.6.10 static void PQ\_SqrtF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

#### Parameters

|              |                                                                                   |
|--------------|-----------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is [0 +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                |

#### 4.0.47.6.11 static void PQ\_InvSqrtF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

#### Parameters

|              |                                                                                   |
|--------------|-----------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is (0 +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                |

#### 4.0.47.6.12 static void PQ\_EtoxF32 ( float \* *pSrc*, float \* *pDst* ) [inline], [static]

#### Parameters

|              |                                                                                           |
|--------------|-------------------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is (-INFINITY +INFINITY). |
|--------------|-------------------------------------------------------------------------------------------|

|              |                                    |
|--------------|------------------------------------|
| <i>*pDst</i> | points to the block of output data |
|--------------|------------------------------------|

**4.0.47.6.13** `static void PQ_EtonxF32 ( float * pSrc, float * pDst ) [inline], [static]`

Parameters

|              |                                                                                           |
|--------------|-------------------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The range of the input value is (-INFINITY +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                        |

**4.0.47.6.14** `static void PQ_SinF32 ( float * pSrc, float * pDst ) [inline], [static]`

Parameters

|              |                                                                                                       |
|--------------|-------------------------------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The input value is in radians, the range is (-INFINITY +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                                    |

**4.0.47.6.15** `static void PQ_CosF32 ( float * pSrc, float * pDst ) [inline], [static]`

Parameters

|              |                                                                                                       |
|--------------|-------------------------------------------------------------------------------------------------------|
| <i>*pSrc</i> | points to the block of input data. The input value is in radians, the range is (-INFINITY +INFINITY). |
| <i>*pDst</i> | points to the block of output data                                                                    |

**4.0.47.6.16** `static void PQ_BiquadF32 ( float * pSrc, float * pDst ) [inline], [static]`

Parameters

|              |                                    |
|--------------|------------------------------------|
| <i>*pSrc</i> | points to the block of input data  |
| <i>*pDst</i> | points to the block of output data |

**4.0.47.6.17** `static void PQ_DivF32 ( float * x1, float * x2, float * pDst ) [inline], [static]`

Get  $x1 / x2$ .

#### Parameters

|              |                                    |
|--------------|------------------------------------|
| <i>x1</i>    | x1                                 |
| <i>x2</i>    | x2                                 |
| <i>*pDst</i> | points to the block of output data |

**4.0.47.6.18** `static void PQ_Biquad1F32 ( float * pSrc, float * pDst ) [inline], [static]`

#### Parameters

|              |                                    |
|--------------|------------------------------------|
| <i>*pSrc</i> | points to the block of input data  |
| <i>*pDst</i> | points to the block of output data |

**4.0.47.6.19** `static int32_t PQ_LnFixed ( int32_t val ) [inline], [static]`

#### Parameters

|            |                                                                        |
|------------|------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is (0 +INFINITY). |
|------------|------------------------------------------------------------------------|

#### Returns

returns ln(*val*).

**4.0.47.6.20** `static int32_t PQ_InvFixed ( int32_t val ) [inline], [static]`

#### Parameters

|            |                                                                   |
|------------|-------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is non-zero. |
|------------|-------------------------------------------------------------------|

#### Returns

returns inv(*val*).

**4.0.47.6.21** `static uint32_t PQ_SqrtFixed ( uint32_t val ) [inline], [static]`

#### Parameters

|            |                                                                        |
|------------|------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is [0 +INFINITY). |
|------------|------------------------------------------------------------------------|

#### Returns

returns sqrt(val).

#### 4.0.47.6.22 static int32\_t PQ\_InvSqrtFixed ( int32\_t *val* ) [inline], [static]

#### Parameters

|            |                                                                        |
|------------|------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is (0 +INFINITY). |
|------------|------------------------------------------------------------------------|

#### Returns

returns 1/sqrt(val).

#### 4.0.47.6.23 static int32\_t PQ\_EtoxFixed ( int32\_t *val* ) [inline], [static]

#### Parameters

|            |                                                                                |
|------------|--------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is (-INFINITY +INFINITY). |
|------------|--------------------------------------------------------------------------------|

#### Returns

returns etox^(val).

#### 4.0.47.6.24 static int32\_t PQ\_EtonxFixed ( int32\_t *val* ) [inline], [static]

#### Parameters

|            |                                                                                |
|------------|--------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The range of the input value is (-INFINITY +INFINITY). |
|------------|--------------------------------------------------------------------------------|

#### Returns

returns etonx^(val).

#### 4.0.47.6.25 static int32\_t PQ\_SinQ31 ( int32\_t *val* ) [inline], [static]



#### Parameters

|            |                                                                                          |
|------------|------------------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The input value is [-1, 1] in Q31 format, which means [-pi, pi]. |
|------------|------------------------------------------------------------------------------------------|

#### Returns

returns sin(val).

#### 4.0.47.6.26 static int16\_t PQ\_SinQ15 ( int16\_t val ) [inline], [static]

#### Parameters

|            |                                                                                          |
|------------|------------------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The input value is [-1, 1] in Q15 format, which means [-pi, pi]. |
|------------|------------------------------------------------------------------------------------------|

#### Returns

returns sin(val).

#### 4.0.47.6.27 static int32\_t PQ\_CosQ31 ( int32\_t val ) [inline], [static]

#### Parameters

|            |                                                                                          |
|------------|------------------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The input value is [-1, 1] in Q31 format, which means [-pi, pi]. |
|------------|------------------------------------------------------------------------------------------|

#### Returns

returns cos(val).

#### 4.0.47.6.28 static int16\_t PQ\_CosQ15 ( int16\_t val ) [inline], [static]

#### Parameters

|            |                                                                                          |
|------------|------------------------------------------------------------------------------------------|
| <i>val</i> | value to be calculated. The input value is [-1, 1] in Q15 format, which means [-pi, pi]. |
|------------|------------------------------------------------------------------------------------------|

#### Returns

returns sin(val).

#### 4.0.47.6.29 static int32\_t PQ\_BiquadFixed ( int32\_t val ) [inline], [static]

#### Parameters

|            |                        |
|------------|------------------------|
| <i>val</i> | value to be calculated |
|------------|------------------------|

#### Returns

returns biquad(val).

#### 4.0.47.6.30 void PQ\_VectorLnF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.31 void PQ\_VectorInvF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.32 void PQ\_VectorSqrtF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.33 void PQ\_VectorInvSqrtF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.34 void PQ\_VectorEtoxF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.35 void PQ\_VectorEtonxF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.36 void PQ\_VectorSinF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.37 void PQ\_VectorCosF32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.38 void PQ\_VectorLnFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.39 void PQ\_VectorInvFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.40 void PQ\_VectorSqrtFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.41 void PQ\_VectorInvSqrtFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.42 void PQ\_VectorEtoxFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.43 void PQ\_VectorEtonxFixed32 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.44 void PQ\_VectorSinQ15 ( int16\_t \* pSrc, int16\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.45 void PQ\_VectorCosQ15 ( int16\_t \* pSrc, int16\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.46 void PQ\_VectorSinQ31 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.47 void PQ\_VectorCosQ31 ( int32\_t \* pSrc, int32\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.48 void PQ\_VectorLnFixed16 ( int16\_t \* pSrc, int16\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.49 void PQ\_VectorInvFixed16 ( int16\_t \* pSrc, int16\_t \* pDst, int32\_t length )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.50 void PQ\_VectorSqrtFixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.51 void PQ\_VectorInvSqrtFixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.52 void PQ\_VectorEtoxFixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.53 void PQ\_VectorEtonxFixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block of input data.           |

#### 4.0.47.6.54 void PQ\_VectorBiquadDf2F32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )

#### Parameters

|               |                                    |
|---------------|------------------------------------|
| <i>*pSrc</i>  | points to the block of input data  |
| <i>*pDst</i>  | points to the block of output data |
| <i>length</i> | the block size of input data.      |

#### 4.0.47.6.55 void PQ\_VectorBiquadDf2Fixed32 ( int32\_t \* *pSrc*, int32\_t \* *pDst*, int32\_t *length* )

#### Parameters

|                   |                                    |
|-------------------|------------------------------------|
| <i>*pSrc</i>      | points to the block of input data  |
| <i>*pDst</i>      | points to the block of output data |
| <i>blocksSize</i> | the block size of input data       |

#### 4.0.47.6.56 void PQ\_VectorBiquadDf2Fixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )

#### Parameters

|                   |                                    |
|-------------------|------------------------------------|
| <i>*pSrc</i>      | points to the block of input data  |
| <i>*pDst</i>      | points to the block of output data |
| <i>blocksSize</i> | the block size of input data       |

#### 4.0.47.6.57 void PQ\_VectorBiquadCascadeDf2F32 ( float \* *pSrc*, float \* *pDst*, int32\_t *length* )



#### Parameters

|                   |                                    |
|-------------------|------------------------------------|
| <i>*pSrc</i>      | points to the block of input data  |
| <i>*pDst</i>      | points to the block of output data |
| <i>blocksSize</i> | the block size of input data       |

**4.0.47.6.58 void PQ\_VectorBiquadCascadeDf2Fixed32 ( int32\_t \* *pSrc*, int32\_t \* *pDst*, int32\_t *length* )**

#### Parameters

|                   |                                    |
|-------------------|------------------------------------|
| <i>*pSrc</i>      | points to the block of input data  |
| <i>*pDst</i>      | points to the block of output data |
| <i>blocksSize</i> | the block size of input data       |

**4.0.47.6.59 void PQ\_VectorBiquadCascadeDf2Fixed16 ( int16\_t \* *pSrc*, int16\_t \* *pDst*, int32\_t *length* )**

#### Parameters

|                   |                                    |
|-------------------|------------------------------------|
| <i>*pSrc</i>      | points to the block of input data  |
| <i>*pDst</i>      | points to the block of output data |
| <i>blocksSize</i> | the block size of input data       |

**4.0.47.6.60 int32\_t PQ\_ArctanFixed ( POWERQUAD\_Type \* *base*, int32\_t *x*, int32\_t *y*, pq\_cordic\_iter\_t *iteration* )**

#### Parameters

|             |                                   |
|-------------|-----------------------------------|
| <i>base</i> | POWERQUAD peripheral base address |
| <i>x</i>    | value of opposite                 |
| <i>y</i>    | value of adjacent                 |

|                  |                 |
|------------------|-----------------|
| <i>iteration</i> | iteration times |
|------------------|-----------------|

#### Returns

The return value is in the range of  $-2^{27}$  to  $2^{27}$ , which means -pi to pi.

#### Note

The sum of x and y should not exceed the range of int32\_t.

Larger input number gets higher output accuracy, for example the arctan(0.5), the result of PQ\_ArctanFixed(POWERQUAD, 100000, 200000, kPQ\_Iteration\_24) is more accurate than PQ\_ArctanFixed(POWERQUAD, 1, 2, kPQ\_Iteration\_24).

**4.0.47.6.61 int32\_t PQ\_ArctanhFixed ( POWERQUAD\_Type \* *base*, int32\_t *x*, int32\_t *y*, pq\_cordic\_iter\_t *iteration* )**

#### Parameters

|                  |                                   |
|------------------|-----------------------------------|
| <i>base</i>      | POWERQUAD peripheral base address |
| <i>x</i>         | value of opposite                 |
| <i>y</i>         | value of adjacent                 |
| <i>iteration</i> | iteration times                   |

#### Returns

The return value is in the range of  $-2^{27}$  to  $2^{27}$ , which means -1 to 1.

#### Note

The sum of x and y should not exceed the range of int32\_t.

Larger input number gets higher output accuracy, for example the arctanh(0.5), the result of PQ\_ArctanhFixed(POWERQUAD, 100000, 200000, kPQ\_Iteration\_24) is more accurate than PQ\_ArctanhFixed(POWERQUAD, 1, 2, kPQ\_Iteration\_24).

**4.0.47.6.62 static int32\_t PQ\_Biquad1Fixed ( int32\_t *val* ) [inline], [static]**

#### Parameters

|            |                        |
|------------|------------------------|
| <i>val</i> | value to be calculated |
|------------|------------------------|

#### Returns

returns biquad(val).

**4.0.47.6.63** void PQ\_TransformCFFT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )

#### Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**4.0.47.6.64** void PQ\_TransformRFFT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )


#### Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**4.0.47.6.65** void PQ\_TransformIFFT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )

#### Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |



**4.0.47.6.66** void PQ\_TransformCDCT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )

#### Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**4.0.47.6.67 void PQ\_TransformRDCT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )**

#### Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**4.0.47.6.68 void PQ\_TransformIDCT ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )**


#### Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | number of input samples           |
| <i>pData</i>   | input data                        |
| <i>pResult</i> | output data.                      |

**4.0.47.6.69 void PQ\_BiquadBackUpInternalState ( POWERQUAD\_Type \* *base*, int32\_t *biquad\_num*, pq\_biquad\_state\_t \* *state* )**

#### Parameters

|                   |                                   |
|-------------------|-----------------------------------|
| <i>base</i>       | POWERQUAD peripheral base address |
| <i>biquad_num</i> | biquad side                       |
| <i>state</i>      | point to states.                  |



**4.0.47.6.70** void PQ\_BiquadRestoreInternalState ( POWERQUAD\_Type \* *base*, int32\_t *biquad\_num*, pq\_biquad\_state\_t \* *state* )

## Parameters

|                   |                                   |
|-------------------|-----------------------------------|
| <i>base</i>       | POWERQUAD peripheral base address |
| <i>biquad_num</i> | biquad side                       |
| <i>state</i>      | point to states.                  |

**4.0.47.6.71** void PQ\_BiquadCascadeDf2Init ( pq\_biquad\_cascade\_df2\_instance \* *S*, uint8\_t *numStages*, pq\_biquad\_state\_t \* *pState* )

## Parameters

|         |                  |                                                     |
|---------|------------------|-----------------------------------------------------|
| in, out | * <i>S</i>       | points to an instance of the filter data structure. |
| in      | <i>numStages</i> | number of 2nd order stages in the filter.           |
| in      | * <i>pState</i>  | points to the state buffer.                         |

**4.0.47.6.72** void PQ\_BiquadCascadeDf2F32 ( const pq\_biquad\_cascade\_df2\_instance \* *S*, float \* *pSrc*, float \* *pDst*, uint32\_t *blockSize* )


## Parameters

|     |                  |                                                     |
|-----|------------------|-----------------------------------------------------|
| in  | * <i>S</i>       | points to an instance of the filter data structure. |
| in  | * <i>pSrc</i>    | points to the block of input data.                  |
| out | * <i>pDst</i>    | points to the block of output data                  |
| in  | <i>blockSize</i> | number of samples to process.                       |

**4.0.47.6.73** void PQ\_BiquadCascadeDf2Fixed32 ( const pq\_biquad\_cascade\_df2\_instance \* *S*, int32\_t \* *pSrc*, int32\_t \* *pDst*, uint32\_t *blockSize* )

## Parameters

|     |                  |                                                     |
|-----|------------------|-----------------------------------------------------|
| in  | * <i>S</i>       | points to an instance of the filter data structure. |
| in  | * <i>pSrc</i>    | points to the block of input data.                  |
| out | * <i>pDst</i>    | points to the block of output data                  |
| in  | <i>blockSize</i> | number of samples to process.                       |



**4.0.47.6.74** void PQ\_BiquadCascadeDf2Fixed16 ( const pq\_biquad\_cascade\_df2\_instance \* *S*,  
int16\_t \* *pSrc*, int16\_t \* *pDst*, uint32\_t *blockSize* )



#### Parameters

|     |                  |                                                     |
|-----|------------------|-----------------------------------------------------|
| in  | <i>*S</i>        | points to an instance of the filter data structure. |
| in  | <i>*pSrc</i>     | points to the block of input data.                  |
| out | <i>*pDst</i>     | points to the block of output data                  |
| in  | <i>blockSize</i> | number of samples to process.                       |

**4.0.47.6.75** void PQ\_FIR ( POWERQUAD\_Type \* *base*, const void \* *pAData*, int32\_t *ALength*, const void \* *pBData*, int32\_t *BLength*, void \* *pResult*, uint32\_t *opType* )

#### Parameters

|                |                                                                              |
|----------------|------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                            |
| <i>pAData</i>  | the first input sequence                                                     |
| <i>ALength</i> | number of the first input sequence                                           |
| <i>pBData</i>  | the second input sequence                                                    |
| <i>BLength</i> | number of the second input sequence                                          |
| <i>pResult</i> | array for the output data                                                    |
| <i>opType</i>  | operation type, could be PQ_FIR_FIR, PQ_FIR_CONVOLUTION, PQ_FIR_CORRELATION. |

**4.0.47.6.76** void PQ\_FIRIncrement ( POWERQUAD\_Type \* *base*, int32\_t *ALength*, int32\_t *BLength*, int32\_t *xOffset* )

This function can be used after pq\_fir() for incremental FIR operation when new x data are available

#### Parameters

|                |                                    |
|----------------|------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address  |
| <i>ALength</i> | number of input samples            |
| <i>BLength</i> | number of taps                     |
| <i>xoffset</i> | offset for number of input samples |

**4.0.47.6.77** void PQ\_MatrixAddition ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

#### Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pAData</i>  | input matrix A                                                                                                                                                                                                  |
| <i>pBData</i>  | input matrix B                                                                                                                                                                                                  |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

**4.0.47.6.78** void PQ\_MatrixSubtraction ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )


#### Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pAData</i>  | input matrix A                                                                                                                                                                                                  |
| <i>pBData</i>  | input matrix B                                                                                                                                                                                                  |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

**4.0.47.6.79** void PQ\_MatrixMultiplication ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

#### Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pAData</i>  | input matrix A                                                                                                                                                                                                  |
| <i>pBData</i>  | input matrix B                                                                                                                                                                                                  |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |



**4.0.47.6.80** void PQ\_MatrixProduct ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

#### Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pAData</i>  | input matrix A                                                                                                                                                                                                  |
| <i>pBData</i>  | input matrix B                                                                                                                                                                                                  |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

**4.0.47.6.81** void PQ\_VectorDotProduct ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pAData*, void \* *pBData*, void \* *pResult* )

#### Parameters

|                |                                   |
|----------------|-----------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address |
| <i>length</i>  | length of vector                  |
| <i>pAData</i>  | input vector A                    |
| <i>pBData</i>  | input vector B                    |
| <i>pResult</i> | array for the output data.        |

**4.0.47.6.82** void PQ\_MatrixInversion ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pTmpData*, void \* *pResult* )

#### Parameters

|                 |                                                                                                                                                                                                                 |
|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>     | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>   | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pData</i>    | input matrix                                                                                                                                                                                                    |
| <i>pTmpData</i> | input temporary matrix, pTmpData length not less than pData length and 1024 words is sufficient for the largest supported matrix.                                                                               |
| <i>pResult</i>  | array for the output data, round down for fixed point.                                                                                                                                                          |



**4.0.47.6.83** void PQ\_MatrixTranspose ( POWERQUAD\_Type \* *base*, uint32\_t *length*, void \* *pData*, void \* *pResult* )

#### Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>pData</i>   | input matrix                                                                                                                                                                                                    |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

**4.0.47.6.84 void PQ\_MatrixScale ( POWERQUAD\_Type \* *base*, uint32\_t *length*, float *misc*, const void \* *pData*, void \* *pResult* )**

#### Parameters

|                |                                                                                                                                                                                                                 |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>    | POWERQUAD peripheral base address                                                                                                                                                                               |
| <i>length</i>  | rows and cols for matrix. LENGTH register configuration: LENGTH[23:16] = M2 cols LENGTH[15:8] = M1 cols LENGTH[7:0] = M1 rows This could be constructed using macro <a href="#">POWERQUAD_MAKE_MATRIX_LEN</a> . |
| <i>misc</i>    | scaling parameters                                                                                                                                                                                              |
| <i>pData</i>   | input matrix                                                                                                                                                                                                    |
| <i>pResult</i> | array for the output data.                                                                                                                                                                                      |

## 4.0.48 PRINCE: PRINCE bus crypto engine

### 4.0.48.1 Overview

The MCUXpresso SDK provides a peripheral driver for the PRINCE bus crypto engine module of MCU-Xpresso SDK devices.

..

This example code shows how to use the PRINCE driver.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/prince

### Data Structures

- struct [bus\\_crypto\\_engine\\_interface\\_t](#)  
*Interface for bus crypto engine (PRINCE, OTFAD) functions exported by the bootloader. [More...](#)*

### Enumerations

- enum [prince\\_region\\_t](#) {  
    [kPRINCE\\_Region0](#) = 0U,  
    [kPRINCE\\_Region1](#) = 1U,  
    [kPRINCE\\_Region2](#) = 2U }  
• enum [prince\\_lock\\_t](#) {  
    [kPRINCE\\_Region0Lock](#) = 1U,  
    [kPRINCE\\_Region1Lock](#) = 2U,  
    [kPRINCE\\_Region2Lock](#) = 4U,  
    [kPRINCE\\_MaskLock](#) = 256U }

### Functions

- static void [PRINCE\\_EncryptEnable](#) (PRINCE\_Type \*base)  
*Enable data encryption.*
- static void [PRINCE\\_EncryptDisable](#) (PRINCE\_Type \*base)  
*Disable data encryption.*
- static void [PRINCE\\_SetMask](#) (PRINCE\_Type \*base, uint64\_t mask)  
*Sets PRINCE data mask.*
- static void [PRINCE\\_SetLock](#) (PRINCE\_Type \*base, uint32\_t lock)  
*Locks access for specified region registers or data mask register.*
- [status\\_t](#) [PRINCE\\_GenNewIV](#) ([prince\\_region\\_t](#) region, uint8\_t \*iv\_code, bool store, [flash\\_config\\_t](#) \*flash\_context)  
*Generate new IV code.*
- [status\\_t](#) [PRINCE\\_LoadIV](#) ([prince\\_region\\_t](#) region, uint8\_t \*iv\_code)  
*Load IV code.*
- [status\\_t](#) [PRINCE\\_SetEncryptForAddressRange](#) ([prince\\_region\\_t](#) region, uint32\_t start\_address, uint32\_t length, [flash\\_config\\_t](#) \*flash\_context)  
*Allow encryption/decryption for specified address range.*

- `status_t PRINCE_GetRegionSREnable` (PRINCE\_Type \*base, `prince_region_t` region, uint32\_t \*sr\_enable)  
*Gets the PRINCE Sub-Region Enable register.*
- `status_t PRINCE_GetRegionBaseAddress` (PRINCE\_Type \*base, `prince_region_t` region, uint32\_t \*region\_base\_addr)  
*Gets the PRINCE region base address register.*
- `status_t PRINCE_SetRegionIV` (PRINCE\_Type \*base, `prince_region_t` region, const uint8\_t iv[8])  
*Sets the PRINCE region IV.*
- `status_t PRINCE_SetRegionBaseAddress` (PRINCE\_Type \*base, `prince_region_t` region, uint32\_t region\_base\_addr)  
*Sets the PRINCE region base address.*
- `status_t PRINCE_SetRegionSREnable` (PRINCE\_Type \*base, `prince_region_t` region, uint32\_t sr\_enable)  
*Sets the PRINCE Sub-Region Enable register.*
- `status_t PRINCE_FlashEraseWithChecker` (`flash_config_t` \*config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key)  
*Erases the flash sectors encompassed by parameters passed into function.*
- `status_t PRINCE_FlashProgramWithChecker` (`flash_config_t` \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs flash with data at locations passed in through parameters.*

## Driver version

- #define `FSL_PRINCE_DRIVER_VERSION` (`MAKE_VERSION`(2, 2, 0))  
*PRINCE driver version 2.2.0.*

## 4.0.48.2 Data Structure Documentation

### 4.0.48.2.1 struct bus\_crypto\_engine\_interface\_t

## 4.0.48.3 Macro Definition Documentation

### 4.0.48.3.1 #define FSL\_PRINCE\_DRIVER\_VERSION (MAKE\_VERSION(2, 2, 0))

Current version: 2.2.0

Change log:

- Version 2.0.0
  - Initial version.
- Version 2.1.0
  - Update for the A1 rev. of LPC55Sxx serie.
- Version 2.2.0
  - Add runtime checking of the A0 and A1 rev. of LPC55Sxx serie to support both silicone revisions.



## 4.0.48.4 Enumeration Type Documentation

### 4.0.48.4.1 enum prince\_region\_t

Enumerator

***kPRINCE\_Region0*** PRINCE region 0.  
***kPRINCE\_Region1*** PRINCE region 1.  
***kPRINCE\_Region2*** PRINCE region 2.

### 4.0.48.4.2 enum prince\_lock\_t

Enumerator

***kPRINCE\_Region0Lock*** PRINCE region 0 lock.  
***kPRINCE\_Region1Lock*** PRINCE region 1 lock.  
***kPRINCE\_Region2Lock*** PRINCE region 2 lock.  
***kPRINCE\_MaskLock*** PRINCE mask register lock.

## 4.0.48.5 Function Documentation

### 4.0.48.5.1 static void PRINCE\_EncryptEnable ( PRINCE\_Type \* *base* ) [inline], [static]

This function enables PRINCE on-the-fly data encryption.

Parameters

|             |                            |
|-------------|----------------------------|
| <i>base</i> | PRINCE peripheral address. |
|-------------|----------------------------|

### 4.0.48.5.2 static void PRINCE\_EncryptDisable ( PRINCE\_Type \* *base* ) [inline], [static]

This function disables PRINCE on-the-fly data encryption.

Parameters

|             |                            |
|-------------|----------------------------|
| <i>base</i> | PRINCE peripheral address. |
|-------------|----------------------------|

### 4.0.48.5.3 static void PRINCE\_SetMask ( PRINCE\_Type \* *base*, uint64\_t *mask* ) [inline], [static]

This function sets the PRINCE mask that is used to mask decrypted data.

#### Parameters

|             |                            |
|-------------|----------------------------|
| <i>base</i> | PRINCE peripheral address. |
| <i>mask</i> | 64-bit data mask value.    |

#### 4.0.48.5.4 static void PRINCE\_SetLock ( PRINCE\_Type \* *base*, uint32\_t *lock* ) [inline], [static]

This function sets lock on specified region registers or mask register.

#### Parameters

|             |                                                                                                     |
|-------------|-----------------------------------------------------------------------------------------------------|
| <i>base</i> | PRINCE peripheral address.                                                                          |
| <i>lock</i> | registers to lock. This is a logical OR of members of the enumeration <a href="#">prince_lock_t</a> |

#### 4.0.48.5.5 status\_t PRINCE\_GenNewIV ( prince\_region\_t *region*, uint8\_t \* *iv\_code*, bool *store*, flash\_config\_t \* *flash\_context* )

This function generates new IV code and stores it into the persistent memory. This function is implemented as a wrapper of the exported ROM bootloader API. Ensure about 800 bytes free space on the stack when calling this routine with the store parameter set to true!

#### Parameters

|                |                                                                                                                                                           |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>region</i>  | PRINCE region index.                                                                                                                                      |
| <i>iv_code</i> | IV code pointer used for storing the newly generated 52 bytes long IV code.                                                                               |
| <i>store</i>   | flag to allow storing the newly generated IV code into the persistent memory (FFR).<br>param flash_context pointer to the flash driver context structure. |

#### Returns

kStatus\_Success upon success

kStatus\_Fail otherwise, kStatus\_Fail is also returned if the key code for the particular PRINCE region is not present in the keystore (though new IV code has been provided)

#### 4.0.48.5.6 status\_t PRINCE\_LoadIV ( prince\_region\_t *region*, uint8\_t \* *iv\_code* )

This function enables IV code loading into the PRINCE bus encryption engine. This function is implemented as a wrapper of the exported ROM bootloader API.

#### Parameters

|                |                                               |
|----------------|-----------------------------------------------|
| <i>region</i>  | PRINCE region index.                          |
| <i>iv_code</i> | IV code pointer used for passing the IV code. |

#### Returns

kStatus\_Success upon success

kStatus\_Fail otherwise

#### 4.0.48.5.7 **status\_t PRINCE\_SetEncryptForAddressRange ( prince\_region\_t *region*, uint32\_t *start\_address*, uint32\_t *length*, flash\_config\_t \* *flash\_context* )**

This function sets the encryption/decryption for specified address range. This function is implemented as a wrapper of the exported ROM bootloader API. Ensure about 800 bytes free space on the stack when calling this routine!

#### Parameters

|                      |                                                                                                                  |
|----------------------|------------------------------------------------------------------------------------------------------------------|
| <i>region</i>        | PRINCE region index.                                                                                             |
| <i>start_address</i> | start address of the area to be encrypted/decrypted.                                                             |
| <i>length</i>        | length of the area to be encrypted/decrypted. param flash_context pointer to the flash driver context structure. |

#### Returns

kStatus\_Success upon success

kStatus\_Fail otherwise

#### 4.0.48.5.8 **status\_t PRINCE\_GetRegionSREnable ( PRINCE\_Type \* *base*, prince\_region\_t *region*, uint32\_t \* *sr\_enable* )**

This function gets PRINCE SR\_ENABLE register.

#### Parameters

|             |                            |
|-------------|----------------------------|
| <i>base</i> | PRINCE peripheral address. |
|-------------|----------------------------|

|                  |                                     |
|------------------|-------------------------------------|
| <i>region</i>    | PRINCE region index.                |
| <i>sr_enable</i> | Sub-Region Enable register pointer. |

Returns

kStatus\_Success upon success  
kStatus\_InvalidArgument

**4.0.48.5.9** `status_t PRINCE_GetRegionBaseAddress ( PRINCE_Type * base, prince_region_t region, uint32_t * region_base_addr )`

This function gets PRINCE BASE\_ADDR register.

Parameters

|                         |                              |
|-------------------------|------------------------------|
| <i>base</i>             | PRINCE peripheral address.   |
| <i>region</i>           | PRINCE region index.         |
| <i>region_base_addr</i> | Region base address pointer. |

Returns

kStatus\_Success upon success  
kStatus\_InvalidArgument

**4.0.48.5.10** `status_t PRINCE_SetRegionIV ( PRINCE_Type * base, prince_region_t region, const uint8_t iv[8] )`

This function sets specified AES IV for the given region.

Parameters

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>base</i>   | PRINCE peripheral address.                       |
| <i>region</i> | Selection of the PRINCE region to be configured. |
| <i>iv</i>     | 64-bit AES IV in little-endian byte order.       |

**4.0.48.5.11** `status_t PRINCE_SetRegionBaseAddress ( PRINCE_Type * base, prince_region_t region, uint32_t region_base_addr )`

This function configures PRINCE region base address.

## Parameters

|                         |                                                  |
|-------------------------|--------------------------------------------------|
| <i>base</i>             | PRINCE peripheral address.                       |
| <i>region</i>           | Selection of the PRINCE region to be configured. |
| <i>region_base_addr</i> | Base Address for region.                         |

### 4.0.48.5.12 **status\_t PRINCE\_SetRegionSREnable ( PRINCE\_Type \* *base*, prince\_region\_t *region*, uint32\_t *sr\_enable* )**

This function configures PRINCE SR\_ENABLE register.

## Parameters

|                  |                                                  |
|------------------|--------------------------------------------------|
| <i>base</i>      | PRINCE peripheral address.                       |
| <i>region</i>    | Selection of the PRINCE region to be configured. |
| <i>sr_enable</i> | Sub-Region Enable register value.                |

### 4.0.48.5.13 **status\_t PRINCE\_FlashEraseWithChecker ( flash\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, uint32\_t *key* )**

This function erases the appropriate number of flash sectors based on the desired start address and length. It deals with the flash erase function complementary to the standard erase API of the IAP1 driver. This implementation additionally checks if the whole encrypted PRINCE subregions are erased at once to avoid secrets revealing.

## Parameters

|                      |                                                                                                                   |
|----------------------|-------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | The pointer to the storage for the driver runtime state.                                                          |
| <i>start</i>         | The start address of the desired flash memory to be erased. The start address does not need to be sector-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words) to be erased. Must be word-aligned.                          |
| <i>key</i>           | The value used to validate all flash erase APIs.                                                                  |

## Returns

- [kStatus\\_FLASH\\_Success](#) API was executed successfully.
- [kStatus\\_FLASH\\_InvalidArgument](#) An invalid argument is provided.
- [kStatus\\_FLASH\\_AlignmentError](#) The parameter is not aligned with the specified baseline.
- [kStatus\\_FLASH\\_AddressError](#) The address is out of range.

[kStatus\\_FLASH\\_EraseKeyError](#) The API erase key is invalid.  
[kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.  
[kStatus\\_FLASH\\_CommandNotSupported](#) Flash API is not supported.  
[kStatus\\_FLASH\\_EccError](#) A correctable or uncorrectable error during command execution.  
[kStatus\\_FLASH\\_EncryptedRegionsEraseNotDoneAtOnce](#) Encrypted flash subregions are not erased at once.

#### 4.0.48.5.14 **status\_t PRINCE\_FlashProgramWithChecker ( flash\_config\_t \* *config*, uint32\_t *start*, uint8\_t \* *src*, uint32\_t *lengthInBytes* )**

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length. It deals with the flash program function complementary to the standard program API of the IAP1 driver. This implementation additionally checks if the whole PRINCE subregions are programmed at once to avoid secrets revealing.

Parameters

|                      |                                                                                               |
|----------------------|-----------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                        |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be word-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.               |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be word-aligned. |

Returns

[kStatus\\_FLASH\\_Success](#) API was executed successfully.  
[kStatus\\_FLASH\\_InvalidArgument](#) An invalid argument is provided.  
[kStatus\\_FLASH\\_AlignmentError](#) Parameter is not aligned with the specified baseline.  
[kStatus\\_FLASH\\_AddressError](#) Address is out of range.  
[kStatus\\_FLASH\\_AccessError](#) Invalid instruction codes and out-of bounds addresses.  
[kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.  
[kStatus\\_FLASH\\_CommandFailure](#) Run-time error during the command execution.  
[kStatus\\_FLASH\\_CommandNotSupported](#) Flash API is not supported.  
[kStatus\\_FLASH\\_EccError](#) A correctable or uncorrectable error during command execution.  
[kStatus\\_FLASH\\_SizeError](#) Encrypted flash subregions are not programmed at once.

## 4.0.49 RNG: Random Number Generator

### 4.0.49.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Random Number Generator module of MCUXpresso SDK devices.

The Random Number Generator is a hardware module that generates 32-bit random numbers. A typical consumer is a pseudo random number generator (PRNG) which can be implemented to achieve both true randomness and cryptographic strength random numbers using the RNG output as its entropy seed. The data generated by a RNG is intended for direct use by functions that generate secret keys, per-message secrets, random challenges, and other similar quantities used in cryptographic algorithms.

### 4.0.49.2 Get random data from RNG

1. [RNG\\_GetRandomData\(\)](#) function gets random data from the RNG module.

This example code shows how to get 128-bit random data from the RNG driver.

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/rng

### Functions

- void [RNG\\_Init](#) (RNG\_Type \*base)  
*Initializes the RNG.*
- void [RNG\\_Deinit](#) (RNG\_Type \*base)  
*Shuts down the RNG.*
- [status\\_t RNG\\_GetRandomData](#) (RNG\_Type \*base, void \*data, size\_t dataSize)  
*Gets random data.*
- static uint32\_t [RNG\\_GetRandomWord](#) (RNG\_Type \*base)  
*Returns random 32-bit number.*

### Driver version

- [#define FSL\\_RNG\\_DRIVER\\_VERSION \(MAKE\\_VERSION\(2, 0, 1\)\)](#)  
*RNG driver version.*

### 4.0.49.3 Macro Definition Documentation

#### 4.0.49.3.1 [#define FSL\\_RNG\\_DRIVER\\_VERSION \(MAKE\\_VERSION\(2, 0, 1\)\)](#)

Version 2.0.1.

Current version: 2.0.1

Change log:

- Version 2.0.0

- Initial version
- Version 2.0.1
  - Fix MISRA C-2012 issue.

#### 4.0.49.4 Function Documentation

##### 4.0.49.4.1 void RNG\_Init ( RNG\_Type \* *base* )

This function initializes the RNG. When called, the RNG module and ring oscillator is enabled.

Parameters

|                   |                                                        |
|-------------------|--------------------------------------------------------|
| <i>base</i>       | RNG base address                                       |
| <i>userConfig</i> | Pointer to the initialization configuration structure. |

Returns

If successful, returns the kStatus\_RNG\_Success. Otherwise, it returns an error.

##### 4.0.49.4.2 void RNG\_Deinit ( RNG\_Type \* *base* )

This function shuts down the RNG.

Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | RNG base address. |
|-------------|-------------------|

##### 4.0.49.4.3 status\_t RNG\_GetRandomData ( RNG\_Type \* *base*, void \* *data*, size\_t *dataSize* )

This function gets random data from the RNG.

Parameters

|                 |                                                   |
|-----------------|---------------------------------------------------|
| <i>base</i>     | RNG base address.                                 |
| <i>data</i>     | Pointer address used to store random data.        |
| <i>dataSize</i> | Size of the buffer pointed by the data parameter. |

Returns

random data



#### 4.0.49.4.4 `static uint32_t RNG_GetRandomWord ( RNG_Type * base ) [inline], [static]`

This function gets random number from the RNG.

## Parameters

|             |                   |
|-------------|-------------------|
| <i>base</i> | RNG base address. |
|-------------|-------------------|

## Returns

random number

## 4.0.50 SCTimer: SCTimer/PWM (SCT)

### 4.0.50.1 Overview

The MCUXpresso SDK provides a driver for the SCTimer Module (SCT) of MCUXpresso SDK devices.

### 4.0.50.2 Function groups

The SCTimer driver supports the generation of PWM signals. The driver also supports enabling events in various states of the SCTimer and the actions that will be triggered when an event occurs.

#### 4.0.50.2.1 Initialization and deinitialization

The function [SCTIMER\\_Init\(\)](#) initializes the SCTimer with specified configurations. The function [SCTIMER\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [SCTIMER\\_Deinit\(\)](#) halts the SCTimer counter and turns off the module clock.

#### 4.0.50.2.2 PWM Operations

The function [SCTIMER\\_SetupPwm\(\)](#) sets up SCTimer channels for PWM output. The function can set up the PWM signal properties duty cycle and level-mode (active low or high) to use. However, the same PWM period and PWM mode (edge or center-aligned) is applied to all channels requesting the PWM output. The signal duty cycle is provided as a percentage of the PWM period. Its value should be between 1 and 100.

The function [SCTIMER\\_UpdatePwmDutycycle\(\)](#) updates the PWM signal duty cycle of a particular SCTimer channel.

#### 4.0.50.2.3 Status

Provides functions to get and clear the SCTimer status.

#### 4.0.50.2.4 Interrupt

Provides functions to enable/disable SCTimer interrupts and get current enabled interrupts.

### 4.0.50.3 SCTimer State machine and operations

The SCTimer has 10 states and each state can have a set of events enabled that can trigger a user specified action when the event occurs.

#### 4.0.50.3.1 SCTimer event operations

The user can create an event and enable it in the current state using the functions [SCTIMER\\_CreateAndScheduleEvent\(\)](#) and [SCTIMER\\_ScheduleEvent\(\)](#). [SCTIMER\\_CreateAndScheduleEvent\(\)](#) creates a new event based on the users preference and enables it in the current state. [SCTIMER\\_ScheduleEvent\(\)](#) enables an event created earlier in the current state.

#### 4.0.50.3.2 SCTimer state operations

The user can get the current state number by calling [SCTIMER\\_GetCurrentState\(\)](#), he can use this state number to set state transitions when a particular event is triggered.

Once the user has created and enabled events for the current state he can go to the next state by calling the function [SCTIMER\\_IncreaseState\(\)](#). The user can then start creating events to be enabled in this new state.

#### 4.0.50.3.3 SCTimer action operations

There are a set of functions that decide what action should be taken when an event is triggered. [SCTIMER\\_SetupCaptureAction\(\)](#) sets up which counter to capture and which capture register to read on event trigger. [SCTIMER\\_SetupNextStateAction\(\)](#) sets up which state the SCTimer state machine should transition to on event trigger. [SCTIMER\\_SetupOutputSetAction\(\)](#) sets up which pin to set on event trigger. [SCTIMER\\_SetupOutputClearAction\(\)](#) sets up which pin to clear on event trigger. [SCTIMER\\_SetupOutputToggleAction\(\)](#) sets up which pin to toggle on event trigger. [SCTIMER\\_SetupCounterLimitAction\(\)](#) sets up which counter will be limited on event trigger. [SCTIMER\\_SetupCounterStopAction\(\)](#) sets up which counter will be stopped on event trigger. [SCTIMER\\_SetupCounterStartAction\(\)](#) sets up which counter will be started on event trigger. [SCTIMER\\_SetupCounterHaltAction\(\)](#) sets up which counter will be halted on event trigger. [SCTIMER\\_SetupDmaTriggerAction\(\)](#) sets up which DMA request will be activated on event trigger.

#### 4.0.50.4 16-bit counter mode

The SCTimer is configurable to run as two 16-bit counters via the `enableCounterUnify` flag that is available in the configuration structure passed in to the [SCTIMER\\_Init\(\)](#) function.

When operating in 16-bit mode, it is important the user specify the appropriate counter to use when working with the functions: [SCTIMER\\_StartTimer\(\)](#), [SCTIMER\\_StopTimer\(\)](#), [SCTIMER\\_CreateAndScheduleEvent\(\)](#), [SCTIMER\\_SetupCaptureAction\(\)](#), [SCTIMER\\_SetupCounterLimitAction\(\)](#), [SCTIMER\\_SetupCounterStopAction\(\)](#), [SCTIMER\\_SetupCounterStartAction\(\)](#), and [SCTIMER\\_SetupCounterHaltAction\(\)](#).

#### 4.0.50.5 Typical use case

##### 4.0.50.5.1 PWM output

Output a PWM signal on 2 SCTimer channels with different duty cycles. Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sctimer

#### Files

- file [fsl\\_sctimer.h](#)

#### Data Structures

- struct [sctimer\\_pwm\\_signal\\_param\\_t](#)  
*Options to configure a SCTimer PWM signal. [More...](#)*
- struct [sctimer\\_config\\_t](#)  
*SCTimer configuration structure. [More...](#)*

#### Typedefs

- typedef void(\* [sctimer\\_event\\_callback\\_t](#))(void)  
*SCTimer callback typedef.*

#### Enumerations

- enum [sctimer\\_pwm\\_mode\\_t](#) {  
    [kSCTIMER\\_EdgeAlignedPwm](#) = 0U,  
    [kSCTIMER\\_CenterAlignedPwm](#) }  
*SCTimer PWM operation modes.*
- enum [sctimer\\_counter\\_t](#) {  
    [kSCTIMER\\_Counter\\_L](#) = 0U,  
    [kSCTIMER\\_Counter\\_H](#) }  
*SCTimer counters when working as two independent 16-bit counters.*
- enum [sctimer\\_input\\_t](#) {  
    [kSCTIMER\\_Input\\_0](#) = 0U,  
    [kSCTIMER\\_Input\\_1](#),  
    [kSCTIMER\\_Input\\_2](#),  
    [kSCTIMER\\_Input\\_3](#),  
    [kSCTIMER\\_Input\\_4](#),  
    [kSCTIMER\\_Input\\_5](#),  
    [kSCTIMER\\_Input\\_6](#),  
    [kSCTIMER\\_Input\\_7](#) }  
*List of SCTimer input pins.*

- enum `sctimer_out_t` {  
`kSCTIMER_Out_0` = 0U,  
`kSCTIMER_Out_1`,  
`kSCTIMER_Out_2`,  
`kSCTIMER_Out_3`,  
`kSCTIMER_Out_4`,  
`kSCTIMER_Out_5`,  
`kSCTIMER_Out_6`,  
`kSCTIMER_Out_7`,  
`kSCTIMER_Out_8`,  
`kSCTIMER_Out_9` }  
*List of SCTimer output pins.*
- enum `sctimer_pwm_level_select_t` {  
`kSCTIMER_LowTrue` = 0U,  
`kSCTIMER_HighTrue` }  
*SCTimer PWM output pulse mode: high-true, low-true or no output.*
- enum `sctimer_clock_mode_t` {  
`kSCTIMER_System_ClockMode` = 0U,  
`kSCTIMER_Sampled_ClockMode`,  
`kSCTIMER_Input_ClockMode`,  
`kSCTIMER_Asynchronous_ClockMode` }  
*SCTimer clock mode options.*
- enum `sctimer_clock_select_t` {  
`kSCTIMER_Clock_On_Rise_Input_0` = 0U,  
`kSCTIMER_Clock_On_Fall_Input_0`,  
`kSCTIMER_Clock_On_Rise_Input_1`,  
`kSCTIMER_Clock_On_Fall_Input_1`,  
`kSCTIMER_Clock_On_Rise_Input_2`,  
`kSCTIMER_Clock_On_Fall_Input_2`,  
`kSCTIMER_Clock_On_Rise_Input_3`,  
`kSCTIMER_Clock_On_Fall_Input_3`,  
`kSCTIMER_Clock_On_Rise_Input_4`,  
`kSCTIMER_Clock_On_Fall_Input_4`,  
`kSCTIMER_Clock_On_Rise_Input_5`,  
`kSCTIMER_Clock_On_Fall_Input_5`,  
`kSCTIMER_Clock_On_Rise_Input_6`,  
`kSCTIMER_Clock_On_Fall_Input_6`,  
`kSCTIMER_Clock_On_Rise_Input_7`,  
`kSCTIMER_Clock_On_Fall_Input_7` }  
*SCTimer clock select options.*
- enum `sctimer_conflict_resolution_t` {  
`kSCTIMER_ResolveNone` = 0U,  
`kSCTIMER_ResolveSet`,  
`kSCTIMER_ResolveClear`,  
`kSCTIMER_ResolveToggle` }  
*SCTimer output conflict resolution options.*

- enum `sctimer_event_t`  
*List of SCTimer event types.*
- enum `sctimer_interrupt_enable_t` {  
`kSCTIMER_Event0InterruptEnable` = (1U << 0),  
`kSCTIMER_Event1InterruptEnable` = (1U << 1),  
`kSCTIMER_Event2InterruptEnable` = (1U << 2),  
`kSCTIMER_Event3InterruptEnable` = (1U << 3),  
`kSCTIMER_Event4InterruptEnable` = (1U << 4),  
`kSCTIMER_Event5InterruptEnable` = (1U << 5),  
`kSCTIMER_Event6InterruptEnable` = (1U << 6),  
`kSCTIMER_Event7InterruptEnable` = (1U << 7),  
`kSCTIMER_Event8InterruptEnable` = (1U << 8),  
`kSCTIMER_Event9InterruptEnable` = (1U << 9),  
`kSCTIMER_Event10InterruptEnable` = (1U << 10),  
`kSCTIMER_Event11InterruptEnable` = (1U << 11),  
`kSCTIMER_Event12InterruptEnable` = (1U << 12) }

*List of SCTimer interrupts.*

- enum `sctimer_status_flags_t` {  
`kSCTIMER_Event0Flag` = (1U << 0),  
`kSCTIMER_Event1Flag` = (1U << 1),  
`kSCTIMER_Event2Flag` = (1U << 2),  
`kSCTIMER_Event3Flag` = (1U << 3),  
`kSCTIMER_Event4Flag` = (1U << 4),  
`kSCTIMER_Event5Flag` = (1U << 5),  
`kSCTIMER_Event6Flag` = (1U << 6),  
`kSCTIMER_Event7Flag` = (1U << 7),  
`kSCTIMER_Event8Flag` = (1U << 8),  
`kSCTIMER_Event9Flag` = (1U << 9),  
`kSCTIMER_Event10Flag` = (1U << 10),  
`kSCTIMER_Event11Flag` = (1U << 11),  
`kSCTIMER_Event12Flag` = (1U << 12),  
`kSCTIMER_BusErrorLFlag`,  
`kSCTIMER_BusErrorHFlag` }

*List of SCTimer flags.*

## Driver version

- #define `FSL_SCTIMER_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 2)`)  
*Version 2.1.2.*

## Initialization and deinitialization

- `status_t` `SCTIMER_Init` (`SCT_Type *base`, `const sctimer_config_t *config`)  
*Ungates the SCTimer clock and configures the peripheral for basic operation.*
- `void` `SCTIMER_Deinit` (`SCT_Type *base`)

- *Gates the SCTimer clock.*
- void [SCTIMER\\_GetDefaultConfig](#) ([sctimer\\_config\\_t](#) \*config)  
*Fills in the SCTimer configuration structure with the default settings.*

## PWM setup operations

- [status\\_t SCTIMER\\_SetupPwm](#) ([SCT\\_Type](#) \*base, const [sctimer\\_pwm\\_signal\\_param\\_t](#) \*pwmParams, [sctimer\\_pwm\\_mode\\_t](#) mode, [uint32\\_t](#) pwmFreq\_Hz, [uint32\\_t](#) srcClock\_Hz, [uint32\\_t](#) \*event)  
*Configures the PWM signal parameters.*
- void [SCTIMER\\_UpdatePwmDutycycle](#) ([SCT\\_Type](#) \*base, [sctimer\\_out\\_t](#) output, [uint8\\_t](#) dutyCyclePercent, [uint32\\_t](#) event)  
*Updates the duty cycle of an active PWM signal.*

## Interrupt Interface

- static void [SCTIMER\\_EnableInterrupts](#) ([SCT\\_Type](#) \*base, [uint32\\_t](#) mask)  
*Enables the selected SCTimer interrupts.*
- static void [SCTIMER\\_DisableInterrupts](#) ([SCT\\_Type](#) \*base, [uint32\\_t](#) mask)  
*Disables the selected SCTimer interrupts.*
- static [uint32\\_t](#) [SCTIMER\\_GetEnabledInterrupts](#) ([SCT\\_Type](#) \*base)  
*Gets the enabled SCTimer interrupts.*

## Status Interface

- static [uint32\\_t](#) [SCTIMER\\_GetStatusFlags](#) ([SCT\\_Type](#) \*base)  
*Gets the SCTimer status flags.*
- static void [SCTIMER\\_ClearStatusFlags](#) ([SCT\\_Type](#) \*base, [uint32\\_t](#) mask)  
*Clears the SCTimer status flags.*

## Counter Start and Stop

- static void [SCTIMER\\_StartTimer](#) ([SCT\\_Type](#) \*base, [sctimer\\_counter\\_t](#) countertoStart)  
*Starts the SCTimer counter.*
- static void [SCTIMER\\_StopTimer](#) ([SCT\\_Type](#) \*base, [sctimer\\_counter\\_t](#) countertoStop)  
*Halts the SCTimer counter.*

## Functions to create a new event and manage the state logic

- [status\\_t SCTIMER\\_CreateAndScheduleEvent](#) ([SCT\\_Type](#) \*base, [sctimer\\_event\\_t](#) howToMonitor, [uint32\\_t](#) matchValue, [uint32\\_t](#) whichIO, [sctimer\\_counter\\_t](#) whichCounter, [uint32\\_t](#) \*event)  
*Create an event that is triggered on a match or IO and schedule in current state.*
- void [SCTIMER\\_ScheduleEvent](#) ([SCT\\_Type](#) \*base, [uint32\\_t](#) event)  
*Enable an event in the current state.*
- [status\\_t SCTIMER\\_IncreaseState](#) ([SCT\\_Type](#) \*base)  
*Increase the state by 1.*



- uint32\_t [SCTIMER\\_GetCurrentState](#) (SCT\_Type \*base)  
*Provides the current state.*

## Actions to take in response to an event

- [status\\_t SCTIMER\\_SetupCaptureAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t \*captureRegister, uint32\_t event)  
*Setup capture of the counter value on trigger of a selected event.*
- void [SCTIMER\\_SetCallback](#) (SCT\_Type \*base, [sctimer\\_event\\_callback\\_t](#) callback, uint32\_t event)  
*Receive notification when the event trigger an interrupt.*
- static void [SCTIMER\\_SetupNextStateAction](#) (SCT\_Type \*base, uint32\_t nextState, uint32\_t event)  
*Transition to the specified state.*
- static void [SCTIMER\\_SetupOutputSetAction](#) (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Set the Output.*
- static void [SCTIMER\\_SetupOutputClearAction](#) (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Clear the Output.*
- void [SCTIMER\\_SetupOutputToggleAction](#) (SCT\_Type \*base, uint32\_t whichIO, uint32\_t event)  
*Toggle the output level.*
- static void [SCTIMER\\_SetupCounterLimitAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t event)  
*Limit the running counter.*
- static void [SCTIMER\\_SetupCounterStopAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t event)  
*Stop the running counter.*
- static void [SCTIMER\\_SetupCounterStartAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t event)  
*Re-start the stopped counter.*
- static void [SCTIMER\\_SetupCounterHaltAction](#) (SCT\_Type \*base, [sctimer\\_counter\\_t](#) whichCounter, uint32\_t event)  
*Halt the running counter.*
- static void [SCTIMER\\_SetupDmaTriggerAction](#) (SCT\_Type \*base, uint32\_t dmaNumber, uint32\_t event)  
*Generate a DMA request.*
- void [SCTIMER\\_EventHandleIRQ](#) (SCT\_Type \*base)  
*SCTimer interrupt handler.*

## 4.0.50.6 Data Structure Documentation

### 4.0.50.6.1 struct sctimer\_pwm\_signal\_param\_t

#### Data Fields

- [sctimer\\_out\\_t](#) output  
*The output pin to use to generate the PWM signal.*
- [sctimer\\_pwm\\_level\\_select\\_t](#) level  
*PWM output active level select.*
- uint8\_t [dutyCyclePercent](#)

*PWM pulse width, value should be between 1 to 100 100 = always active signal (100% duty cycle).*

#### 4.0.50.6.1.1 Field Documentation

##### 4.0.50.6.1.1.1 `sctimer_pwm_level_select_t sctimer_pwm_signal_param_t::level`

##### 4.0.50.6.1.1.2 `uint8_t sctimer_pwm_signal_param_t::dutyCyclePercent`

#### 4.0.50.6.2 `struct sctimer_config_t`

This structure holds the configuration settings for the SCTimer peripheral. To initialize this structure to reasonable defaults, call the `SCTMR_GetDefaultConfig()` function and pass a pointer to the configuration structure instance.

The configuration structure can be made constant so as to reside in flash.

#### Data Fields

- `bool enableCounterUnify`  
*true: SCT operates as a unified 32-bit counter; false: SCT operates as two 16-bit counters*
- `sctimer_clock_mode_t clockMode`  
*SCT clock mode value.*
- `sctimer_clock_select_t clockSelect`  
*SCT clock select value.*
- `bool enableBidirection_l`  
*true: Up-down count mode for the L or unified counter false: Up count mode only for the L or unified counter*
- `bool enableBidirection_h`  
*true: Up-down count mode for the H or unified counter false: Up count mode only for the H or unified counter.*
- `uint8_t prescale_l`  
*Prescale value to produce the L or unified counter clock.*
- `uint8_t prescale_h`  
*Prescale value to produce the H counter clock.*
- `uint8_t outInitState`  
*Defines the initial output value.*
- `uint8_t inputsync`  
*SCT INSYNC value, INSYNC field in the CONFIG register, from bit9 to bit 16.*

#### 4.0.50.6.2.1 Field Documentation

##### 4.0.50.6.2.1.1 `bool sctimer_config_t::enableBidirection_h`

This field is used only if the `enableCounterUnify` is set to false

##### 4.0.50.6.2.1.2 `uint8_t sctimer_config_t::prescale_h`

This field is used only if the `enableCounterUnify` is set to false

#### 4.0.50.6.2.1.3 uint8\_t sctimer\_config\_t::inputsync

it is used to define synchronization for input N: bit 9 = input 0 bit 10 = input 1 bit 11 = input 2 bit 12 = input 3 All other bits are reserved (bit13 ~bit 16). How User to set the the value for the member inputsync. IE: delay for input0, and input 1, bypasses for input 2 and input 3 MACRO definition in user level. #define INPUTSYNC0 (0U) #define INPUTSYNC1 (1U) #define INPUTSYNC2 (2U) #define INPUTSYNC3 (3U) User Code. sctimerInfo.inputsync = (1 << INPUTSYNC2) | (1 << INPUTSYNC3);

### 4.0.50.7 Typedef Documentation

#### 4.0.50.7.1 typedef void(\* sctimer\_event\_callback\_t)(void)

### 4.0.50.8 Enumeration Type Documentation

#### 4.0.50.8.1 enum sctimer\_pwm\_mode\_t

Enumerator

*kSCTIMER\_EdgeAlignedPwm* Edge-aligned PWM.  
*kSCTIMER\_CenterAlignedPwm* Center-aligned PWM.

#### 4.0.50.8.2 enum sctimer\_counter\_t

Enumerator

*kSCTIMER\_Counter\_L* Counter L.  
*kSCTIMER\_Counter\_H* Counter H.

#### 4.0.50.8.3 enum sctimer\_input\_t

Enumerator

*kSCTIMER\_Input\_0* SCTIMER input 0.  
*kSCTIMER\_Input\_1* SCTIMER input 1.  
*kSCTIMER\_Input\_2* SCTIMER input 2.  
*kSCTIMER\_Input\_3* SCTIMER input 3.  
*kSCTIMER\_Input\_4* SCTIMER input 4.  
*kSCTIMER\_Input\_5* SCTIMER input 5.  
*kSCTIMER\_Input\_6* SCTIMER input 6.  
*kSCTIMER\_Input\_7* SCTIMER input 7.

#### 4.0.50.8.4 enum sctimer\_out\_t

Enumerator

*kSCTIMER\_Out\_0* SCTIMER output 0.  
*kSCTIMER\_Out\_1* SCTIMER output 1.  
*kSCTIMER\_Out\_2* SCTIMER output 2.  
*kSCTIMER\_Out\_3* SCTIMER output 3.  
*kSCTIMER\_Out\_4* SCTIMER output 4.  
*kSCTIMER\_Out\_5* SCTIMER output 5.  
*kSCTIMER\_Out\_6* SCTIMER output 6.  
*kSCTIMER\_Out\_7* SCTIMER output 7.  
*kSCTIMER\_Out\_8* SCTIMER output 8.  
*kSCTIMER\_Out\_9* SCTIMER output 9.

#### 4.0.50.8.5 enum sctimer\_pwm\_level\_select\_t

Enumerator

*kSCTIMER\_LowTrue* Low true pulses.  
*kSCTIMER\_HighTrue* High true pulses.

#### 4.0.50.8.6 enum sctimer\_clock\_mode\_t

Enumerator

*kSCTIMER\_System\_ClockMode* System Clock Mode.  
*kSCTIMER\_Sampled\_ClockMode* Sampled System Clock Mode.  
*kSCTIMER\_Input\_ClockMode* SCT Input Clock Mode.  
*kSCTIMER\_Asynchronous\_ClockMode* Asynchronous Mode.

#### 4.0.50.8.7 enum sctimer\_clock\_select\_t

Enumerator

*kSCTIMER\_Clock\_On\_Rise\_Input\_0* Rising edges on input 0.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_0* Falling edges on input 0.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_1* Rising edges on input 1.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_1* Falling edges on input 1.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_2* Rising edges on input 2.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_2* Falling edges on input 2.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_3* Rising edges on input 3.  
*kSCTIMER\_Clock\_On\_Fall\_Input\_3* Falling edges on input 3.  
*kSCTIMER\_Clock\_On\_Rise\_Input\_4* Rising edges on input 4.

***kSCTIMER\_Clock\_On\_Fall\_Input\_4*** Falling edges on input 4.  
***kSCTIMER\_Clock\_On\_Rise\_Input\_5*** Rising edges on input 5.  
***kSCTIMER\_Clock\_On\_Fall\_Input\_5*** Falling edges on input 5.  
***kSCTIMER\_Clock\_On\_Rise\_Input\_6*** Rising edges on input 6.  
***kSCTIMER\_Clock\_On\_Fall\_Input\_6*** Falling edges on input 6.  
***kSCTIMER\_Clock\_On\_Rise\_Input\_7*** Rising edges on input 7.  
***kSCTIMER\_Clock\_On\_Fall\_Input\_7*** Falling edges on input 7.

#### 4.0.50.8.8 enum sctimer\_conflict\_resolution\_t

Specifies what action should be taken if multiple events dictate that a given output should be both set and cleared at the same time

Enumerator

***kSCTIMER\_ResolveNone*** No change.  
***kSCTIMER\_ResolveSet*** Set output.  
***kSCTIMER\_ResolveClear*** Clear output.  
***kSCTIMER\_ResolveToggle*** Toggle output.

#### 4.0.50.8.9 enum sctimer\_interrupt\_enable\_t

Enumerator

***kSCTIMER\_Event0InterruptEnable*** Event 0 interrupt.  
***kSCTIMER\_Event1InterruptEnable*** Event 1 interrupt.  
***kSCTIMER\_Event2InterruptEnable*** Event 2 interrupt.  
***kSCTIMER\_Event3InterruptEnable*** Event 3 interrupt.  
***kSCTIMER\_Event4InterruptEnable*** Event 4 interrupt.  
***kSCTIMER\_Event5InterruptEnable*** Event 5 interrupt.  
***kSCTIMER\_Event6InterruptEnable*** Event 6 interrupt.  
***kSCTIMER\_Event7InterruptEnable*** Event 7 interrupt.  
***kSCTIMER\_Event8InterruptEnable*** Event 8 interrupt.  
***kSCTIMER\_Event9InterruptEnable*** Event 9 interrupt.  
***kSCTIMER\_Event10InterruptEnable*** Event 10 interrupt.  
***kSCTIMER\_Event11InterruptEnable*** Event 11 interrupt.  
***kSCTIMER\_Event12InterruptEnable*** Event 12 interrupt.

#### 4.0.50.8.10 enum sctimer\_status\_flags\_t

Enumerator

***kSCTIMER\_Event0Flag*** Event 0 Flag.

***kSCTIMER\_Event1Flag*** Event 1 Flag.  
***kSCTIMER\_Event2Flag*** Event 2 Flag.  
***kSCTIMER\_Event3Flag*** Event 3 Flag.  
***kSCTIMER\_Event4Flag*** Event 4 Flag.  
***kSCTIMER\_Event5Flag*** Event 5 Flag.  
***kSCTIMER\_Event6Flag*** Event 6 Flag.  
***kSCTIMER\_Event7Flag*** Event 7 Flag.  
***kSCTIMER\_Event8Flag*** Event 8 Flag.  
***kSCTIMER\_Event9Flag*** Event 9 Flag.  
***kSCTIMER\_Event10Flag*** Event 10 Flag.  
***kSCTIMER\_Event11Flag*** Event 11 Flag.  
***kSCTIMER\_Event12Flag*** Event 12 Flag.  
***kSCTIMER\_BusErrorLFlag*** Bus error due to write when L counter was not halted.  
***kSCTIMER\_BusErrorHFlag*** Bus error due to write when H counter was not halted.

## 4.0.50.9 Function Documentation

### 4.0.50.9.1 `status_t SCTIMER_Init ( SCT_Type * base, const sctimer_config_t * config )`

Note

This API should be called at the beginning of the application using the SCTimer driver.

Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>base</i>   | SCTimer peripheral base address              |
| <i>config</i> | Pointer to the user configuration structure. |

Returns

kStatus\_Success indicates success; Else indicates failure.

### 4.0.50.9.2 `void SCTIMER_Deinit ( SCT_Type * base )`

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

### 4.0.50.9.3 `void SCTIMER_GetDefaultConfig ( sctimer_config_t * config )`

The default values are:

```

* config->enableCounterUnify = true;
* config->clockMode = kSCTIMER_System_ClockMode;
* config->clockSelect = kSCTIMER_Clock_On_Rise_Input_0;
* config->enableBidirection_l = false;
* config->enableBidirection_h = false;
* config->prescale_l = 0U;
* config->prescale_h = 0U;
* config->outInitState = 0U;
* config->inputsync = 0xFU;
*

```

## Parameters

|               |                                              |
|---------------|----------------------------------------------|
| <i>config</i> | Pointer to the user configuration structure. |
|---------------|----------------------------------------------|

### 4.0.50.9.4 **status\_t** SCTIMER\_SetupPwm ( **SCT\_Type** \* *base*, **const** sctimer\_pwm\_signal\_param\_t \* *pwmParams*, sctimer\_pwm\_mode\_t *mode*, uint32\_t *pwmFreq\_Hz*, uint32\_t *srcClock\_Hz*, uint32\_t \* *event* )

Call this function to configure the PWM signal period, mode, duty cycle, and edge. This function will create 2 events; one of the events will trigger on match with the pulse value and the other will trigger when the counter matches the PWM period. The PWM period event is also used as a limit event to reset the counter or change direction. Both events are enabled for the same state. The state number can be retrieved by calling the function SCTIMER\_GetCurrentStateNumber(). The counter is set to operate as one 32-bit counter (unify bit is set to 1). The counter operates in bi-directional mode when generating a center-aligned PWM.

## Note

When setting PWM output from multiple output pins, they all should use the same PWM mode i.e all PWM's should be either edge-aligned or center-aligned. When using this API, the PWM signal frequency of all the initialized channels must be the same. Otherwise all the initialized channels' PWM signal frequency is equal to the last call to the API's pwmFreq\_Hz.

## Parameters

|                   |                                                                                         |
|-------------------|-----------------------------------------------------------------------------------------|
| <i>base</i>       | SCTimer peripheral base address                                                         |
| <i>pwmParams</i>  | PWM parameters to configure the output                                                  |
| <i>mode</i>       | PWM operation mode, options available in enumeration <a href="#">sctimer_pwm_mode_t</a> |
| <i>pwmFreq_Hz</i> | PWM signal frequency in Hz                                                              |

|                    |                                                                   |
|--------------------|-------------------------------------------------------------------|
| <i>srcClock_Hz</i> | SCTimer counter clock in Hz                                       |
| <i>event</i>       | Pointer to a variable where the PWM period event number is stored |

#### Returns

kStatus\_Success on success kStatus\_Fail If we have hit the limit in terms of number of events created or if an incorrect PWM duty cycle is passed in.

**4.0.50.9.5 void SCTIMER\_UpdatePwmDutycycle ( SCT\_Type \* *base*, sctimer\_out\_t *output*, uint8\_t *dutyCyclePercent*, uint32\_t *event* )**

#### Parameters

|                          |                                                                                                                                  |
|--------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>              | SCTimer peripheral base address                                                                                                  |
| <i>output</i>            | The output to configure                                                                                                          |
| <i>dutyCycle-Percent</i> | New PWM pulse width; the value should be between 1 to 100                                                                        |
| <i>event</i>             | Event number associated with this PWM signal. This was returned to the user by the function <a href="#">SCTIMER_SetupPwm()</a> . |

**4.0.50.9.6 static void SCTIMER\_EnableInterrupts ( SCT\_Type \* *base*, uint32\_t *mask* )  
[inline], [static]**

#### Parameters

|             |                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                          |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">sctimer-_interrupt_enable_t</a> |

**4.0.50.9.7 static void SCTIMER\_DisableInterrupts ( SCT\_Type \* *base*, uint32\_t *mask* )  
[inline], [static]**

#### Parameters

|             |                                                                                                                          |
|-------------|--------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                          |
| <i>mask</i> | The interrupts to enable. This is a logical OR of members of the enumeration <a href="#">sctimer-_interrupt_enable_t</a> |





4.0.50.9.8 `static uint32_t SCTIMER_GetEnabledInterrupts ( SCT_Type * base ) [inline],  
[static]`

#### Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration [sctimer\\_interrupt\\_enable\\_t](#)

#### 4.0.50.9.9 static uint32\_t SCTIMER\_GetStatusFlags ( SCT\_Type \* *base* ) [inline], [static]

#### Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

#### Returns

The status flags. This is the logical OR of members of the enumeration [sctimer\\_status\\_flags\\_t](#)

#### 4.0.50.9.10 static void SCTIMER\_ClearStatusFlags ( SCT\_Type \* *base*, uint32\_t *mask* ) [inline], [static]

#### Parameters

|             |                                                                                                                      |
|-------------|----------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SCTimer peripheral base address                                                                                      |
| <i>mask</i> | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">sctimer_status_flags_t</a> |

#### 4.0.50.9.11 static void SCTIMER\_StartTimer ( SCT\_Type \* *base*, sctimer\_counter\_t *countertoStart* ) [inline], [static]

#### Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

|                       |                                                                                          |
|-----------------------|------------------------------------------------------------------------------------------|
| <i>countertoStart</i> | SCTimer counter to start; if unify mode is set then function always writes to HALT_L bit |
|-----------------------|------------------------------------------------------------------------------------------|

**4.0.50.9.12** `static void SCTIMER_StopTimer ( SCT_Type * base, sctimer_counter_t countertoStop ) [inline], [static]`

Parameters

|                      |                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------|
| <i>base</i>          | SCTimer peripheral base address                                                         |
| <i>countertoStop</i> | SCTimer counter to stop; if unify mode is set then function always writes to HALT_L bit |

**4.0.50.9.13** `status_t SCTIMER_CreateAndScheduleEvent ( SCT_Type * base, sctimer_event_t howToMonitor, uint32_t matchValue, uint32_t whichIO, sctimer_counter_t whichCounter, uint32_t * event )`

This function will configure an event using the options provided by the user. If the event type uses the counter match, then the function will set the user provided match value into a match register and put this match register number into the event control register. The event is enabled for the current state and the event number is increased by one at the end. The function returns the event number; this event number can be used to configure actions to be done when this event is triggered.

Parameters

|                     |                                                                                                                                                   |
|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                                   |
| <i>howToMonitor</i> | Event type; options are available in the enumeration <a href="#">sctimer_interrupt_enable_t</a>                                                   |
| <i>matchValue</i>   | The match value that will be programmed to a match register                                                                                       |
| <i>whichIO</i>      | The input or output that will be involved in event triggering. This field is ignored if the event type is "match only"                            |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as we have only 1 unified counter; hence ignored. |
| <i>event</i>        | Pointer to a variable where the new event number is stored                                                                                        |

Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of events created or if we have reached the limit in terms of number of match registers

#### 4.0.50.9.14 void SCTIMER\_ScheduleEvent ( SCT\_Type \* *base*, uint32\_t *event* )

This function will allow the event passed in to trigger in the current state. The event must be created earlier by either calling the function [SCTIMER\\_SetupPwm\(\)](#) or function [SCTIMER\\_CreateAndScheduleEvent\(\)](#).

Parameters

|              |                                             |
|--------------|---------------------------------------------|
| <i>base</i>  | SCTimer peripheral base address             |
| <i>event</i> | Event number to enable in the current state |

#### 4.0.50.9.15 status\_t SCTIMER\_IncreaseState ( SCT\_Type \* *base* )

All future events created by calling the function [SCTIMER\\_ScheduleEvent\(\)](#) will be enabled in this new state.

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of states used

#### 4.0.50.9.16 uint32\_t SCTIMER\_GetCurrentState ( SCT\_Type \* *base* )

User can use this to set the next state by calling the function [SCTIMER\\_SetupNextStateAction\(\)](#).

Parameters

|             |                                 |
|-------------|---------------------------------|
| <i>base</i> | SCTimer peripheral base address |
|-------------|---------------------------------|

Returns

The current state

#### 4.0.50.9.17 status\_t SCTIMER\_SetupCaptureAction ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter*, uint32\_t \* *captureRegister*, uint32\_t *event* )

## Parameters

|                        |                                                                                                                                                                      |
|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>            | SCTimer peripheral base address                                                                                                                                      |
| <i>whichCounter</i>    | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used.                                 |
| <i>captureRegister</i> | Pointer to a variable where the capture register number will be returned. User can read the captured value from this register when the specified event is triggered. |
| <i>event</i>           | Event number that will trigger the capture                                                                                                                           |

## Returns

kStatus\_Success on success kStatus\_Error if we have hit the limit in terms of number of match/capture registers available

**4.0.50.9.18 void SCTIMER\_SetCallback ( SCT\_Type \* *base*, sctimer\_event\_callback\_t *callback*, uint32\_t *event* )**

If the interrupt for the event is enabled by the user, then a callback can be registered which will be invoked when the event is triggered

## Parameters

|                 |                                                |
|-----------------|------------------------------------------------|
| <i>base</i>     | SCTimer peripheral base address                |
| <i>event</i>    | Event number that will trigger the interrupt   |
| <i>callback</i> | Function to invoke when the event is triggered |

**4.0.50.9.19 static void SCTIMER\_SetupNextStateAction ( SCT\_Type \* *base*, uint32\_t *nextState*, uint32\_t *event* ) [inline], [static]**

This transition will be triggered by the event number that is passed in by the user.

## Parameters

|                  |                                                     |
|------------------|-----------------------------------------------------|
| <i>base</i>      | SCTimer peripheral base address                     |
| <i>nextState</i> | The next state SCTimer will transition to           |
| <i>event</i>     | Event number that will trigger the state transition |

**4.0.50.9.20 static void SCTIMER\_SetupOutputSetAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* ) [inline], [static]**

This output will be set when the event number that is passed in by the user is triggered.

#### Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to set                                |
| <i>event</i>   | Event number that will trigger the output change |

**4.0.50.9.21 static void SCTIMER\_SetupOutputClearAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* ) [inline], [static]**

This output will be cleared when the event number that is passed in by the user is triggered.

#### Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to clear                              |
| <i>event</i>   | Event number that will trigger the output change |

**4.0.50.9.22 void SCTIMER\_SetupOutputToggleAction ( SCT\_Type \* *base*, uint32\_t *whichIO*, uint32\_t *event* )**

This change in the output level is triggered by the event number that is passed in by the user.

#### Parameters


|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | SCTimer peripheral base address                  |
| <i>whichIO</i> | The output to toggle                             |
| <i>event</i>   | Event number that will trigger the output change |

**4.0.50.9.23 static void SCTIMER\_SetupCounterLimitAction ( SCT\_Type \* *base*, sctimer\_counter\_t *whichCounter*, uint32\_t *event* ) [inline], [static]**

The counter is limited when the event number that is passed in by the user is triggered.

#### Parameters

|                     |                                                                                                                                      |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                      |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used. |
| <i>event</i>        | Event number that will trigger the counter to be limited                                                                             |



**4.0.50.9.24** `static void SCTIMER_SetupCounterStopAction ( SCT_Type * base, sctimer_counter_t whichCounter, uint32_t event ) [inline], [static]`

The counter is stopped when the event number that is passed in by the user is triggered.

#### Parameters

|                     |                                                                                                                                      |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                      |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used. |
| <i>event</i>        | Event number that will trigger the counter to be stopped                                                                             |

**4.0.50.9.25** `static void SCTIMER_SetupCounterStartAction ( SCT_Type * base, sctimer_counter_t whichCounter, uint32_t event ) [inline], [static]`

The counter will re-start when the event number that is passed in by the user is triggered.

#### Parameters

|                     |                                                                                                                                      |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                      |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used. |
| <i>event</i>        | Event number that will trigger the counter to re-start                                                                               |

**4.0.50.9.26** `static void SCTIMER_SetupCounterHaltAction ( SCT_Type * base, sctimer_counter_t whichCounter, uint32_t event ) [inline], [static]`

The counter is disabled (halted) when the event number that is passed in by the user is triggered. When the counter is halted, all further events are disabled. The HALT condition can only be removed by calling the [SCTIMER\\_StartTimer\(\)](#) function.

#### Parameters

|                     |                                                                                                                                      |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i>         | SCTimer peripheral base address                                                                                                      |
| <i>whichCounter</i> | SCTimer counter to use when operating in 16-bit mode. In 32-bit mode, this field has no meaning as only the Counter_L bits are used. |
| <i>event</i>        | Event number that will trigger the counter to be halted                                                                              |

**4.0.50.9.27** `static void SCTIMER_SetupDmaTriggerAction ( SCT_Type * base, uint32_t dmaNumber, uint32_t event ) [inline], [static]`

DMA request will be triggered by the event number that is passed in by the user.



Parameters

|                  |                                                |
|------------------|------------------------------------------------|
| <i>base</i>      | SCTimer peripheral base address                |
| <i>dmaNumber</i> | The DMA request to generate                    |
| <i>event</i>     | Event number that will trigger the DMA request |

#### 4.0.50.9.28 void SCTIMER\_EventHandleIRQ ( SCT\_Type \* *base* )

Parameters

|             |                                  |
|-------------|----------------------------------|
| <i>base</i> | SCTimer peripheral base address. |
|-------------|----------------------------------|

## 4.0.51 SDIF: SD/MMC/SDIO card interface

### 4.0.51.1 Overview

The MCUXpresso SDK provides a peripheral driver for the SD/MMC/SDIO card interface (sdif) module of MCUXpresso SDK devices.

### 4.0.51.2 Typical use case

#### 4.0.51.2.1 sdif Operation

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/sdif

### Data Structures

- struct [sdif\\_dma\\_descriptor\\_t](#)  
*define the internal DMA descriptor [More...](#)*
- struct [sdif\\_dma\\_config\\_t](#)  
*Defines the internal DMA configure structure. [More...](#)*
- struct [sdif\\_data\\_t](#)  
*Card data descriptor. [More...](#)*
- struct [sdif\\_command\\_t](#)  
*Card command descriptor. [More...](#)*
- struct [sdif\\_transfer\\_t](#)  
*Transfer state. [More...](#)*
- struct [sdif\\_config\\_t](#)  
*Data structure to initialize the sdif. [More...](#)*
- struct [sdif\\_capability\\_t](#)  
*SDIF capability information. [More...](#)*
- struct [sdif\\_transfer\\_callback\\_t](#)  
*sdif callback functions. [More...](#)*
- struct [sdif\\_handle\\_t](#)  
*sdif handle [More...](#)*
- struct [sdif\\_host\\_t](#)  
*sdif host descriptor [More...](#)*

### Macros

- #define [SDIF\\_CLOCK\\_RANGE\\_NEED\\_DELAY](#) (50000000U)  
*SDIOCLKCTRL setting Below clock delay setting should depend on specific platform, so it can be redefined when timing mismatch issue occur.*
- #define [SDIF\\_HIGHSPEED\\_SAMPLE\\_DELAY](#) (12U)  
*High speed mode clk\_sample fixed delay.*
- #define [SDIF\\_HIGHSPEED\\_DRV\\_DELAY](#) (31U)  
*High speed mode clk\_drv fixed delay.*
- #define [SDIF\\_HIGHSPEED\\_SAMPLE\\_PHASE\\_SHIFT](#) (0U)  
*High speed mode clk\_sample phase shift.*

- #define **SDIF\_HIGHSPEED\_DRV\_PHASE\_SHIFT** (1U) /\* 90 degrees clk\_drv phase delay \*/  
*High speed mode clk\_drv phase shift.*
- #define **SDIF\_DEFAULT\_MODE\_SAMPLE\_DELAY** (12U)  
*default mode sample fixed delay*
- #define **SDIF\_DEFAULT\_MODE\_DRV\_DELAY** (31U)  
*31 \* 250ps = 7.75ns*
- #define **SDIF\_INTERNAL\_DMA\_ADDR\_ALIGN** (4U)  
*SDIF internal DMA descriptor address and the data buffer address align.*
- #define **SDIF\_DMA\_DESCRIPTOR\_DISABLE\_COMPLETE\_INT\_FLAG** (1UL << 1U)  
*SDIF DMA descriptor flag.*

## Typedefs

- typedef **status\_t**(\* **sdif\_transfer\_function\_t**)(SDIF\_Type \*base, **sdif\_transfer\_t** \*content)  
*sdif transfer function.*

## Enumerations

- enum {  
**kStatus\_SDIF\_DescriptorBufferLenError** = MAKE\_STATUS(kStatusGroup\_SDIF, 0U),  
**kStatus\_SDIF\_InvalidArgument** = MAKE\_STATUS(kStatusGroup\_SDIF, 1U),  
**kStatus\_SDIF\_SyncCmdTimeout** = MAKE\_STATUS(kStatusGroup\_SDIF, 2U),  
**kStatus\_SDIF\_SendCmdFail** = MAKE\_STATUS(kStatusGroup\_SDIF, 3U),  
**kStatus\_SDIF\_SendCmdErrorBufferFull**,  
**kStatus\_SDIF\_DMATransferFailWithFBE**,  
**kStatus\_SDIF\_DMATransferDescriptorUnavailable**,  
**kStatus\_SDIF\_DataTransferFail** = MAKE\_STATUS(kStatusGroup\_SDIF, 6U),  
**kStatus\_SDIF\_ResponseError** = MAKE\_STATUS(kStatusGroup\_SDIF, 7U),  
**kStatus\_SDIF\_DMAAddrNotAlign** = MAKE\_STATUS(kStatusGroup\_SDIF, 8U),  
**kStatus\_SDIF\_BusyTransferring** = MAKE\_STATUS(kStatusGroup\_SDIF, 9U) }  
*\_sdif\_status SDIF status*
- enum {  
**kSDIF\_SupportHighSpeedFlag** = 0x1U,  
**kSDIF\_SupportDmaFlag** = 0x2U,  
**kSDIF\_SupportSuspendResumeFlag** = 0x4U,  
**kSDIF\_SupportV330Flag** = 0x8U,  
**kSDIF\_Support4BitFlag** = 0x10U,  
**kSDIF\_Support8BitFlag** = 0x20U }  
*\_sdif\_capability\_flag Host controller capabilities flag mask*
- enum {  
**kSDIF\_ResetController** = SDIF\_CTRL\_CONTROLLER\_RESET\_MASK,  
**kSDIF\_ResetFIFO** = SDIF\_CTRL\_FIFO\_RESET\_MASK,  
**kSDIF\_ResetDMAInterface** = SDIF\_CTRL\_DMA\_RESET\_MASK,  
**kSDIF\_ResetAll** }  
*\_sdif\_reset\_type define the reset type*
- enum **sdif\_bus\_width\_t** {

```

kSDIF_Bus1BitWidth = 0U,
kSDIF_Bus4BitWidth = 1U,
kSDIF_Bus8BitWidth = 2U }
 define the card bus width type
• enum {
 kSDIF_CmdResponseExpect = SDIF_CMD_RESPONSE_EXPECT_MASK,
 kSDIF_CmdResponseLengthLong = SDIF_CMD_RESPONSE_LENGTH_MASK,
 kSDIF_CmdCheckResponseCRC = SDIF_CMD_CHECK_RESPONSE_CRC_MASK,
 kSDIF_DataExpect = SDIF_CMD_DATA_EXPECTED_MASK,
 kSDIF_DataWriteToCard = SDIF_CMD_READ_WRITE_MASK,
 kSDIF_DataStreamTransfer = SDIF_CMD_TRANSFER_MODE_MASK,
 kSDIF_DataTransferAutoStop = SDIF_CMD_SEND_AUTO_STOP_MASK,
 kSDIF_WaitPreTransferComplete,
 kSDIF_TransferStopAbort = SDIF_CMD_STOP_ABORT_CMD_MASK,
 kSDIF_SendInitialization,
 kSDIF_CmdUpdateClockRegisterOnly,
 kSDIF_CmdtoReadCEATADevice = SDIF_CMD_READ_CEATA_DEVICE_MASK,
 kSDIF_CmdExpectCCS = SDIF_CMD_CCS_EXPECTED_MASK,
 kSDIF_BootModeEnable = SDIF_CMD_ENABLE_BOOT_MASK,
 kSDIF_BootModeExpectAck = SDIF_CMD_EXPECT_BOOT_ACK_MASK,
 kSDIF_BootModeDisable = SDIF_CMD_DISABLE_BOOT_MASK,
 kSDIF_BootModeAlternate = SDIF_CMD_BOOT_MODE_MASK,
 kSDIF_CmdVoltageSwitch = SDIF_CMD_VOLT_SWITCH_MASK,
 kSDIF_CmdDataUseHoldReg = SDIF_CMD_USE_HOLD_REG_MASK }
 _sdif_command_flags define the command flags
• enum {
 kCARD_CommandTypeNormal = 0U,
 kCARD_CommandTypeSuspend = 1U,
 kCARD_CommandTypeResume = 2U,
 kCARD_CommandTypeAbort = 3U }
 _sdif_command_type The command type
• enum {
 kCARD_ResponseTypeNone = 0U,
 kCARD_ResponseTypeR1 = 1U,
 kCARD_ResponseTypeR1b = 2U,
 kCARD_ResponseTypeR2 = 3U,
 kCARD_ResponseTypeR3 = 4U,
 kCARD_ResponseTypeR4 = 5U,
 kCARD_ResponseTypeR5 = 6U,
 kCARD_ResponseTypeR5b = 7U,
 kCARD_ResponseTypeR6 = 8U,
 kCARD_ResponseTypeR7 = 9U }
 _sdif_response_type The command response type.
• enum {

```

```

kSDIF_CardDetect = SDIF_INTMASK_CDET_MASK,
kSDIF_ResponseError = SDIF_INTMASK_RE_MASK,
kSDIF_CommandDone = SDIF_INTMASK_CDONE_MASK,
kSDIF_DataTransferOver = SDIF_INTMASK.DTO_MASK,
kSDIF_WriteFIFORequest = SDIF_INTMASK_TXDR_MASK,
kSDIF_ReadFIFORequest = SDIF_INTMASK_RXDR_MASK,
kSDIF_ResponseCRCError = SDIF_INTMASK_RCRC_MASK,
kSDIF_DataCRCError = SDIF_INTMASK_DCRC_MASK,
kSDIF_ResponseTimeout = SDIF_INTMASK_RTO_MASK,
kSDIF_DataReadTimeout = SDIF_INTMASK_DRTO_MASK,
kSDIF_DataStarvationByHostTimeout = SDIF_INTMASK_HTO_MASK,
kSDIF_FIFOError = SDIF_INTMASK_FRUN_MASK,
kSDIF_HardwareLockError = SDIF_INTMASK_HLE_MASK,
kSDIF_DataStartBitError = SDIF_INTMASK_SBE_MASK,
kSDIF_AutoCmdDone = SDIF_INTMASK_ACD_MASK,
kSDIF_DataEndBitError = SDIF_INTMASK_EBE_MASK,
kSDIF_SDIOInterrupt = SDIF_INTMASK_SDIO_INT_MASK_MASK,
kSDIF_CommandTransferStatus,
kSDIF_DataTransferStatus ,
kSDIF_AllInterruptStatus = 0x1FFFFU }

```

*\_sdif\_interrupt\_mask define the interrupt mask flags*

- enum {
 

```

kSDIF_DMATransFinishOneDescriptor = SDIF_IDSTS_TI_MASK,
kSDIF_DMAREcvFinishOneDescriptor = SDIF_IDSTS_RI_MASK,
kSDIF_DMAFatalBusError = SDIF_IDSTS_FBE_MASK,
kSDIF_DMADescriptorUnavailable = SDIF_IDSTS_DU_MASK,
kSDIF_DMACardErrorSummary = SDIF_IDSTS_CES_MASK,
kSDIF_NormalInterruptSummary = SDIF_IDSTS_NIS_MASK,
kSDIF_AbnormalInterruptSummary = SDIF_IDSTS_AIS_MASK }

```

*\_sdif\_dma\_status define the internal DMA status flags*

- enum {
 

```

kSDIF_DisableCompleteInterrupt = 0x2U,
kSDIF_DMADescriptorDataBufferEnd = 0x4U,
kSDIF_DMADescriptorDataBufferStart = 0x8U,
kSDIF_DMASecondAddrChained = 0x10U,
kSDIF_DMADescriptorEnd = 0x20U,
kSDIF_DMADescriptorOwnByDMA = (int)0x80000000 }

```

*\_sdif\_dma\_descriptor\_flag define the internal DMA descriptor flag*

- enum `sdif_dma_mode_t`  
*define the internal DMA mode*

## Functions

- void `SDIF_Init` (SDIF\_Type \*base, `sdif_config_t` \*config)  
*SDIF module initialization function.*
- void `SDIF_Deinit` (SDIF\_Type \*base)

- *SDIF module deinit function.*
- bool **SDIF\_SendCardActive** (SDIF\_Type \*base, uint32\_t timeout)  
*SDIF send initialize 80 clocks for SD card after initial.*
- static void **SDIF\_EnableCardClock** (SDIF\_Type \*base, bool enable)  
*SDIF module enable/disable card0 clock.*
- static void **SDIF\_EnableCard1Clock** (SDIF\_Type \*base, bool enable)  
*SDIF module enable/disable card1 clock.*
- static void **SDIF\_EnableLowPowerMode** (SDIF\_Type \*base, bool enable)  
*SDIF module enable/disable module disable the card clock to enter low power mode when card is idle,for SDIF cards, if interrupts must be detected, clock should not be stopped.*
- static void **SDIF\_EnableCard1LowPowerMode** (SDIF\_Type \*base, bool enable)  
*SDIF module enable/disable module disable the card clock to enter low power mode when card is idle,for SDIF cards, if interrupts must be detected, clock should not be stopped.*
- static void **SDIF\_EnableCardPower** (SDIF\_Type \*base, bool enable)  
*enable/disable the card0 power.*
- static void **SDIF\_EnableCard1Power** (SDIF\_Type \*base, bool enable)  
*enable/disable the card1 power.*
- void **SDIF\_SetCardBusWidth** (SDIF\_Type \*base, sdif\_bus\_width\_t type)  
*set card0 data bus width*
- void **SDIF\_SetCard1BusWidth** (SDIF\_Type \*base, sdif\_bus\_width\_t type)  
*set card1 data bus width*
- static uint32\_t **SDIF\_DetectCardInsert** (SDIF\_Type \*base, bool data3)  
*SDIF module detect card0 insert status function.*
- static uint32\_t **SDIF\_DetectCard1Insert** (SDIF\_Type \*base, bool data3)  
*SDIF module detect card1 insert status function.*
- uint32\_t **SDIF\_SetCardClock** (SDIF\_Type \*base, uint32\_t srcClock\_Hz, uint32\_t target\_HZ)  
*Sets the card bus clock frequency.*
- bool **SDIF\_Reset** (SDIF\_Type \*base, uint32\_t mask, uint32\_t timeout)  
*reset the different block of the interface.*
- static uint32\_t **SDIF\_GetCardWriteProtect** (SDIF\_Type \*base)  
*get the card write protect status*
- static void **SDIF\_AssertHardwareReset** (SDIF\_Type \*base)  
*toggle state on hardware reset PIN This is used which card has a reset PIN typically.*
- status\_t **SDIF\_SendCommand** (SDIF\_Type \*base, sdif\_command\_t \*cmd, uint32\_t timeout)  
*send command to the card*
- static void **SDIF\_EnableGlobalInterrupt** (SDIF\_Type \*base, bool enable)  
*SDIF enable/disable global interrupt.*
- static void **SDIF\_EnableInterrupt** (SDIF\_Type \*base, uint32\_t mask)  
*SDIF enable interrupt.*
- static void **SDIF\_DisableInterrupt** (SDIF\_Type \*base, uint32\_t mask)  
*SDIF disable interrupt.*
- static uint32\_t **SDIF\_GetInterruptStatus** (SDIF\_Type \*base)  
*SDIF get interrupt status.*
- static uint32\_t **SDIF\_GetEnabledInterruptStatus** (SDIF\_Type \*base)  
*SDIF get enabled interrupt status.*
- static void **SDIF\_ClearInterruptStatus** (SDIF\_Type \*base, uint32\_t mask)  
*SDIF clear interrupt status.*
- void **SDIF\_TransferCreateHandle** (SDIF\_Type \*base, sdif\_handle\_t \*handle, sdif\_transfer\_callback\_t \*callback, void \*userData)  
*Creates the SDIF handle.*
- static void **SDIF\_EnableDmaInterrupt** (SDIF\_Type \*base, uint32\_t mask)

- *SDIF enable DMA interrupt.*
- static void [SDIF\\_DisableDmaInterrupt](#) (SDIF\_Type \*base, uint32\_t mask)  
*SDIF disable DMA interrupt.*
- static uint32\_t [SDIF\\_GetInternalDMAStatus](#) (SDIF\_Type \*base)  
*SDIF get internal DMA status.*
- static uint32\_t [SDIF\\_GetEnabledDMAInterruptStatus](#) (SDIF\_Type \*base)  
*SDIF get enabled internal DMA interrupt status.*
- static void [SDIF\\_ClearInternalDMAStatus](#) (SDIF\_Type \*base, uint32\_t mask)  
*SDIF clear internal DMA status.*
- [status\\_t](#) [SDIF\\_InternalDMAConfig](#) (SDIF\_Type \*base, [sdif\\_dma\\_config\\_t](#) \*config, const uint32\_t \*data, uint32\_t dataSize)  
*SDIF internal DMA config function.*
- static void [SDIF\\_EnableInternalDMA](#) (SDIF\_Type \*base, bool enable)  
*SDIF internal DMA enable.*
- static void [SDIF\\_SendReadWait](#) (SDIF\_Type \*base)  
*SDIF send read wait to SDIF card function.*
- bool [SDIF\\_AbortReadData](#) (SDIF\_Type \*base, uint32\_t timeout)  
*SDIF abort the read data when SDIF card is in suspend state Once assert this bit, data state machine will be reset which is waiting for the next blocking data, used in SDIO card suspend sequence, should call after suspend cmd send.*
- static void [SDIF\\_EnableCEATAInterrupt](#) (SDIF\_Type \*base, bool enable)  
*SDIF enable/disable CE-ATA card interrupt this bit should set together with the card register.*
- [status\\_t](#) [SDIF\\_TransferNonBlocking](#) (SDIF\_Type \*base, [sdif\\_handle\\_t](#) \*handle, [sdif\\_dma\\_config\\_t](#) \*dmaConfig, [sdif\\_transfer\\_t](#) \*transfer)  
*SDIF transfer function data/cmd in a non-blocking way this API should be use in interrupt mode, when use this API user must call SDIF\_TransferCreateHandle first, all status check through interrupt.*
- [status\\_t](#) [SDIF\\_TransferBlocking](#) (SDIF\_Type \*base, [sdif\\_dma\\_config\\_t](#) \*dmaConfig, [sdif\\_transfer\\_t](#) \*transfer)  
*SDIF transfer function data/cmd in a blocking way.*
- [status\\_t](#) [SDIF\\_ReleaseDMADescriptor](#) (SDIF\_Type \*base, [sdif\\_dma\\_config\\_t](#) \*dmaConfig)  
*SDIF release the DMA descriptor to DMA engine this function should be called when DMA descriptor unavailable status occurs.*
- void [SDIF\\_GetCapability](#) (SDIF\_Type \*base, [sdif\\_capability\\_t](#) \*capability)  
*SDIF return the controller capability.*
- static uint32\_t [SDIF\\_GetControllerStatus](#) (SDIF\_Type \*base)  
*SDIF return the controller status.*
- static void [SDIF\\_SendCCSD](#) (SDIF\_Type \*base, bool withAutoStop)  
*SDIF send command complete signal disable to CE-ATA card.*
- void [SDIF\\_ConfigClockDelay](#) (uint32\_t target\_HZ, uint32\_t divider)  
*SDIF config the clock delay This function is used to config the cclk\_in delay to sample and driver the data ,should meet the min setup time and hold time, and user need to config this parameter according to your board setting.*

## Driver version

- #define [FSL\\_SDIF\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2U, 0U, 13U))  
*Driver version 2.0.13.*



### 4.0.51.3 Data Structure Documentation

#### 4.0.51.3.1 struct sdif\_dma\_descriptor\_t

##### Data Fields

- uint32\_t [dmaDesAttribute](#)  
*internal DMA attribute control and status*
- uint32\_t [dmaDataBufferSize](#)  
*internal DMA transfer buffer size control*
- const uint32\_t \* [dmaDataBufferAddr0](#)  
*internal DMA buffer 0 addr ,the buffer size must be 32bit aligned*
- const uint32\_t \* [dmaDataBufferAddr1](#)  
*internal DMA buffer 1 addr ,the buffer size must be 32bit aligned*

#### 4.0.51.3.2 struct sdif\_dma\_config\_t

##### Data Fields

- bool [enableFixBurstLen](#)  
*fix burst len enable/disable flag,When set, the AHB will use only SINGLE, INCR4, INCR8 or INCR16 during start of normal burst transfers.*
- [sdif\\_dma\\_mode\\_t](#) [mode](#)  
*define the DMA mode*
- uint8\_t [dmaDesSkipLen](#)  
*define the descriptor skip length ,the length between two descriptor this field is special for dual DMA mode*
- uint32\_t \* [dmaDesBufferStartAddr](#)  
*internal DMA descriptor start address*
- uint32\_t [dmaDesBufferLen](#)  
*internal DMA buffer descriptor buffer len ,user need to pay attention to the dma descriptor buffer length if it is bigger enough for your transfer*

##### 4.0.51.3.2.1 Field Documentation

###### 4.0.51.3.2.1.1 bool sdif\_dma\_config\_t::enableFixBurstLen

When reset, the AHB will use SINGLE and INCR burst transfer operations

#### 4.0.51.3.3 struct sdif\_data\_t

##### Data Fields

- bool [streamTransfer](#)  
*indicate this is a stream data transfer command*
- bool [enableAutoCommand12](#)  
*indicate if auto stop will send when data transfer over*
- bool [enableIgnoreError](#)  
*indicate if enable ignore error when transfer data*
- size\_t [blockSize](#)



- *Block size, take care when configure this parameter.*  
uint32\_t **blockCount**
- *Block count.*  
uint32\_t \* **rxData**
- *data buffer to receive*  
const uint32\_t \* **txData**
- *data buffer to transfer*

#### 4.0.51.3.4 struct sdif\_command\_t

Define card command-related attribute.

##### Data Fields

- uint32\_t **index**  
*Command index.*
- uint32\_t **argument**  
*Command argument.*
- uint32\_t **response** [4U]  
*Response for this command.*
- uint32\_t **type**  
*define the command type*
- uint32\_t **responseType**  
*Command response type.*
- uint32\_t **flags**  
*Cmd flags.*
- uint32\_t **responseErrorFlags**  
*response error flags, need to check the flags when receive the cmd response*

#### 4.0.51.3.5 struct sdif\_transfer\_t

##### Data Fields

- **sdif\_data\_t** \* **data**  
*Data to transfer.*
- **sdif\_command\_t** \* **command**  
*Command to send.*

#### 4.0.51.3.6 struct sdif\_config\_t

##### Data Fields

- uint8\_t **responseTimeout**  
*command response timeout value*
- uint32\_t **cardDetDebounce\_Clock**  
*define the debounce clock count which will used in card detect logic, typical value is 5-25ms*
- uint32\_t **endianMode**

- `uint32_t dataTimeout`  
*data timeout value*

#### 4.0.51.3.7 struct sdif\_capability\_t

Defines a structure to get the capability information of SDIF.

##### Data Fields

- `uint32_t sdVersion`  
*support SD card/sdio version*
- `uint32_t mmcVersion`  
*support emmc card version*
- `uint32_t maxBlockLength`  
*Maximum block length united as byte.*
- `uint32_t maxBlockCount`  
*Maximum byte count can be transfered.*
- `uint32_t flags`  
*Capability flags to indicate the support information.*

#### 4.0.51.3.8 struct sdif\_transfer\_callback\_t

##### Data Fields

- `void(* cardInserted)(SDIF_Type *base, void *userData)`  
*card insert call back*
- `void(* cardRemoved)(SDIF_Type *base, void *userData)`  
*card remove call back*
- `void(* SDIOInterrupt)(SDIF_Type *base, void *userData)`  
*SDIO card interrupt occurs.*
- `void(* DMADesUnavailable)(SDIF_Type *base, void *userData)`  
*DMA descriptor unavailable.*
- `void(* CommandReload)(SDIF_Type *base, void *userData)`  
*command buffer full, need re-load*
- `void(* TransferComplete)(SDIF_Type *base, void *handle, status_t status, void *userData)`  
*Transfer complete callback.*

#### 4.0.51.3.9 struct sdif\_handle\_t

Defines the structure to save the sdif state information and callback function. The detail interrupt status when send command or transfer data can be obtained from interruptFlags field by using mask defined in `sdif_interrupt_flag_t`;

## Note

All the fields except interruptFlags and transferredWords must be allocated by the user.

### Data Fields

- `sdif_data_t` \*volatile data  
*Data to transfer.*
- `sdif_command_t` \*volatile command  
*Command to send.*
- volatile uint32\_t transferredWords  
*Words transferred by polling way.*
- `sdif_transfer_callback_t` callback  
*Callback function.*
- void \* userData  
*Parameter for transfer complete callback.*

#### 4.0.51.3.10 struct sdif\_host\_t

### Data Fields

- SDIF\_Type \* base  
*sdif peripheral base address*
- uint32\_t sourceClock\_Hz  
*sdif source clock frequency united in Hz*
- `sdif_config_t` config  
*sdif configuration*
- `sdif_transfer_function_t` transfer  
*sdif transfer function*
- `sdif_capability_t` capability  
*sdif capability information*

### 4.0.51.4 Macro Definition Documentation

4.0.51.4.1 **#define FSL\_SDIF\_DRIVER\_VERSION (MAKE\_VERSION(2U, 0U, 13U))**

4.0.51.4.2 **#define SDIF\_CLOCK\_RANGE\_NEED\_DELAY (500000000U)**

Such as: response error/CRC error and so on

clock range value which need to add delay to avoid timing issue

4.0.51.4.3 **#define SDIF\_HIGHSPEED\_SAMPLE\_DELAY (12U)**

12 \* 250ps = 3ns

#### 4.0.51.4.4 #define SDIF\_HIGHSPEED\_DRV\_DELAY (31U)

$31 * 250\text{ps} = 7.75\text{ns}$

#### 4.0.51.4.5 #define SDIF\_DEFAULT\_MODE\_SAMPLE\_DELAY (12U)

$12 * 250\text{ps} = 3\text{ns}$

### 4.0.51.5 Typedef Documentation

#### 4.0.51.5.1 typedef status\_t(\* sdif\_transfer\_function\_t)(SDIF\_Type \*base, sdif\_transfer\_t \*content)

### 4.0.51.6 Enumeration Type Documentation

#### 4.0.51.6.1 anonymous enum

Enumerator

*kStatus\_SDIF\_DescriptorBufferLenError* Set DMA descriptor failed.  
*kStatus\_SDIF\_InvalidArgument* invalid argument status  
*kStatus\_SDIF\_SyncCmdTimeout* sync command to CIU timeout status  
*kStatus\_SDIF\_SendCmdFail* send command to card fail  
*kStatus\_SDIF\_SendCmdErrorBufferFull* send command to card fail, due to command buffer full  
user need to resend this command  
*kStatus\_SDIF\_DMATransferFailWithFBE* DMA transfer data fail with fatal bus error , to do with  
this error :issue a hard reset/controller reset.  
*kStatus\_SDIF\_DMATransferDescriptorUnavailable* DMA descriptor unavailable.  
*kStatus\_SDIF\_DataTransferFail* transfer data fail  
*kStatus\_SDIF\_ResponseError* response error  
*kStatus\_SDIF\_DMAAddrNotAlign* DMA address not align.  
*kStatus\_SDIF\_BusyTransferring* SDIF transfer busy status.

#### 4.0.51.6.2 anonymous enum

Enumerator

*kSDIF\_SupportHighSpeedFlag* Support high-speed.  
*kSDIF\_SupportDmaFlag* Support DMA.  
*kSDIF\_SupportSuspendResumeFlag* Support suspend/resume.  
*kSDIF\_SupportV330Flag* Support voltage 3.3V.  
*kSDIF\_Support4BitFlag* Support 4 bit mode.  
*kSDIF\_Support8BitFlag* Support 8 bit mode.

#### 4.0.51.6.3 anonymous enum

Enumerator

***kSDIF\_ResetController*** reset controller,will reset: BIU/CIU interface CIU and state machine,AB-  
ORT\_READ\_DATA,SEND\_IRQ\_RESPONSE and READ\_WAIT bits of control register,STA-  
RT\_CMD bit of the command register  
***kSDIF\_ResetFIFO*** reset data FIFO  
***kSDIF\_ResetDMAInterface*** reset DMA interface  
***kSDIF\_ResetAll*** reset all

#### 4.0.51.6.4 enum sdif\_bus\_width\_t

Enumerator

***kSDIF\_Bus1BitWidth*** 1bit bus width, 1bit mode and 4bit mode share one register bit  
***kSDIF\_Bus4BitWidth*** 4bit mode mask  
***kSDIF\_Bus8BitWidth*** support 8 bit mode

#### 4.0.51.6.5 anonymous enum

Enumerator

***kSDIF\_CmdResponseExpect*** command request response  
***kSDIF\_CmdResponseLengthLong*** command response length long  
***kSDIF\_CmdCheckResponseCRC*** request check command response CRC  
***kSDIF\_DataExpect*** request data transfer,either read/write  
***kSDIF\_DataWriteToCard*** data transfer direction  
***kSDIF\_DataStreamTransfer*** data transfer mode :stream/block transfer command  
***kSDIF\_DataTransferAutoStop*** data transfer with auto stop at the end of  
***kSDIF\_WaitPreTransferComplete*** wait pre transfer complete before sending this cmd  
***kSDIF\_TransferStopAbort*** when host issue stop or abort cmd to stop data transfer ,this bit should  
set so that cmd/data state-machines of CIU can return to idle correctly  
***kSDIF\_SendInitialization*** send initialization 80 clocks for SD card after power on  
***kSDIF\_CmdUpdateClockRegisterOnly*** send cmd update the CIU clock register only  
***kSDIF\_CmdtoReadCEATADevice*** host is perform read access to CE-ATA device  
***kSDIF\_CmdExpectCCS*** command expect command completion signal signal  
***kSDIF\_BootModeEnable*** this bit should only be set for mandatory boot mode  
***kSDIF\_BootModeExpectAck*** boot mode expect ack  
***kSDIF\_BootModeDisable*** when software set this bit along with START\_CMD, CIU terminates the  
boot operation  
***kSDIF\_BootModeAlternate*** select boot mode ,alternate or mandatory  
***kSDIF\_CmdVoltageSwitch*** this bit set for CMD11 only  
***kSDIF\_CmdDataUseHoldReg*** cmd and data send to card through the HOLD register

#### 4.0.51.6.6 anonymous enum

Enumerator

***kCARD\_CommandTypeNormal*** Normal command.  
***kCARD\_CommandTypeSuspend*** Suspend command.  
***kCARD\_CommandTypeResume*** Resume command.  
***kCARD\_CommandTypeAbort*** Abort command.

#### 4.0.51.6.7 anonymous enum

Define the command response type from card to host controller.

Enumerator

***kCARD\_ResponseTypeNone*** Response type: none.  
***kCARD\_ResponseTypeR1*** Response type: R1.  
***kCARD\_ResponseTypeR1b*** Response type: R1b.  
***kCARD\_ResponseTypeR2*** Response type: R2.  
***kCARD\_ResponseTypeR3*** Response type: R3.  
***kCARD\_ResponseTypeR4*** Response type: R4.  
***kCARD\_ResponseTypeR5*** Response type: R5.  
***kCARD\_ResponseTypeR5b*** Response type: R5b.  
***kCARD\_ResponseTypeR6*** Response type: R6.  
***kCARD\_ResponseTypeR7*** Response type: R7.

#### 4.0.51.6.8 anonymous enum

Enumerator

***kSDIF\_CardDetect*** mask for card detect  
***kSDIF\_ResponseError*** command response error  
***kSDIF\_CommandDone*** command transfer over  
***kSDIF\_DataTransferOver*** data transfer over flag  
***kSDIF\_WriteFIFORequest*** write FIFO request  
***kSDIF\_ReadFIFORequest*** read FIFO request  
***kSDIF\_ResponseCRCError*** response CRC error  
***kSDIF\_DataCRCError*** data CRC error  
***kSDIF\_ResponseTimeout*** response timeout  
***kSDIF\_DataReadTimeout*** read data timeout  
***kSDIF\_DataStarvationByHostTimeout*** data starvation by host time out  
***kSDIF\_FIFOError*** indicate the FIFO under run or overrun error  
***kSDIF\_HardwareLockError*** hardware lock write error  
***kSDIF\_DataStartBitError*** start bit error  
***kSDIF\_AutoCmdDone*** indicate the auto command done  
***kSDIF\_DataEndBitError*** end bit error

***kSDIF\_SDIOInterrupt*** interrupt from the SDIO card  
***kSDIF\_CommandTransferStatus*** command transfer status collection  
***kSDIF\_DataTransferStatus*** data transfer status collection  
***kSDIF\_AllInterruptStatus*** all interrupt mask

#### 4.0.51.6.9 anonymous enum

Enumerator

***kSDIF\_DMATransFinishOneDescriptor*** DMA transfer finished for one DMA descriptor.  
***kSDIF\_DMARecvFinishOneDescriptor*** DMA receive finished for one DMA descriptor.  
***kSDIF\_DMAFatalBusError*** DMA fatal bus error.  
***kSDIF\_DMADescriptorUnavailable*** DMA descriptor unavailable.  
***kSDIF\_DMACardErrorSummary*** card error summary  
***kSDIF\_NormalInterruptSummary*** normal interrupt summary  
***kSDIF\_AbnormalInterruptSummary*** abnormal interrupt summary

#### 4.0.51.6.10 anonymous enum

Enumerator

***kSDIF\_DisableCompleteInterrupt*** disable the complete interrupt flag for the ends in the buffer pointed to by this descriptor  
***kSDIF\_DMADescriptorDataBufferEnd*** indicate this descriptor contain the last data buffer of data  
***kSDIF\_DMADescriptorDataBufferStart*** indicate this descriptor contain the first data buffer of data,if first buffer size is 0,next descriptor contain the begin of the data  
***kSDIF\_DMASecondAddrChained*** indicate that the second addr in the descriptor is the next descriptor addr not the data buffer  
***kSDIF\_DMADescriptorEnd*** indicate that the descriptor list reached its final descriptor  
***kSDIF\_DMADescriptorOwnByDMA*** indicate the descriptor is own by SD/MMC DMA

### 4.0.51.7 Function Documentation

#### 4.0.51.7.1 void SDIF\_Init ( SDIF\_Type \* *base*, sdif\_config\_t \* *config* )

Configures the SDIF according to the user configuration.

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

|               |                                 |
|---------------|---------------------------------|
| <i>config</i> | SDIF configuration information. |
|---------------|---------------------------------|

#### 4.0.51.7.2 void SDIF\_Deinit ( SDIF\_Type \* *base* )

user should call this function follow with IP reset

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

#### 4.0.51.7.3 bool SDIF\_SendCardActive ( SDIF\_Type \* *base*, uint32\_t *timeout* )

Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | SDIF peripheral base address. |
| <i>timeout</i> | value                         |

#### 4.0.51.7.4 static void SDIF\_EnableCardClock ( SDIF\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

|                       |                               |
|-----------------------|-------------------------------|
| <i>base</i>           | SDIF peripheral base address. |
| <i>enable/disable</i> | flag                          |

#### 4.0.51.7.5 static void SDIF\_EnableCard1Clock ( SDIF\_Type \* *base*, bool *enable* ) [inline], [static]

Parameters

|                       |                               |
|-----------------------|-------------------------------|
| <i>base</i>           | SDIF peripheral base address. |
| <i>enable/disable</i> | flag                          |

#### 4.0.51.7.6 static void SDIF\_EnableLowPowerMode ( SDIF\_Type \* *base*, bool *enable* ) [inline], [static]



#### Parameters

|                       |                               |
|-----------------------|-------------------------------|
| <i>base</i>           | SDIF peripheral base address. |
| <i>enable/disable</i> | flag                          |

**4.0.51.7.7 static void SDIF\_EnableCard1LowPowerMode ( SDIF\_Type \* *base*, bool *enable* ) [inline], [static]**

#### Parameters

|                       |                               |
|-----------------------|-------------------------------|
| <i>base</i>           | SDIF peripheral base address. |
| <i>enable/disable</i> | flag                          |

**4.0.51.7.8 static void SDIF\_EnableCardPower ( SDIF\_Type \* *base*, bool *enable* ) [inline], [static]**

once turn power on, software should wait for regulator/switch ramp-up time before trying to initialize card.

#### Parameters

|                       |                               |
|-----------------------|-------------------------------|
| <i>base</i>           | SDIF peripheral base address. |
| <i>enable/disable</i> | flag.                         |

**4.0.51.7.9 static void SDIF\_EnableCard1Power ( SDIF\_Type \* *base*, bool *enable* ) [inline], [static]**

once turn power on, software should wait for regulator/switch ramp-up time before trying to initialize card.

#### Parameters

|                       |                               |
|-----------------------|-------------------------------|
| <i>base</i>           | SDIF peripheral base address. |
| <i>enable/disable</i> | flag.                         |

**4.0.51.7.10 void SDIF\_SetCardBusWidth ( SDIF\_Type \* *base*, sdif\_bus\_width\_t *type* )**

#### Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
| <i>data</i> | bus width type                |

#### 4.0.51.7.11 void SDIF\_SetCard1BusWidth ( SDIF\_Type \* *base*, sdif\_bus\_width\_t *type* )

#### Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
| <i>data</i> | bus width type                |

#### 4.0.51.7.12 static uint32\_t SDIF\_DetectCardInsert ( SDIF\_Type \* *base*, bool *data3* ) [inline], [static]

#### Parameters

|              |                                              |
|--------------|----------------------------------------------|
| <i>base</i>  | SDIF peripheral base address.                |
| <i>data3</i> | indicate use data3 as card insert detect pin |

#### Return values

|          |                                    |
|----------|------------------------------------|
| <i>1</i> | card is inserted 0 card is removed |
|----------|------------------------------------|

#### 4.0.51.7.13 static uint32\_t SDIF\_DetectCard1Insert ( SDIF\_Type \* *base*, bool *data3* ) [inline], [static]

#### Parameters

|              |                                              |
|--------------|----------------------------------------------|
| <i>base</i>  | SDIF peripheral base address.                |
| <i>data3</i> | indicate use data3 as card insert detect pin |

#### Return values

|  |   |                  |   |                 |
|--|---|------------------|---|-----------------|
|  | 1 | card is inserted | 0 | card is removed |
|--|---|------------------|---|-----------------|

**4.0.51.7.14** `uint32_t SDIF_SetCardClock ( SDIF_Type * base, uint32_t srcClock_Hz, uint32_t target_HZ )`

Parameters

|                    |                                           |
|--------------------|-------------------------------------------|
| <i>base</i>        | SDIF peripheral base address.             |
| <i>srcClock_Hz</i> | SDIF source clock frequency united in Hz. |
| <i>target_HZ</i>   | card bus clock frequency united in Hz.    |

Returns

The nearest frequency of busClock\_Hz configured to SD bus.

**4.0.51.7.15** `bool SDIF_Reset ( SDIF_Type * base, uint32_t mask, uint32_t timeout )`

Parameters

|                |                                      |
|----------------|--------------------------------------|
| <i>base</i>    | SDIF peripheral base address.        |
| <i>mask</i>    | indicate which block to reset.       |
| <i>timeout</i> | value,set to wait the bit self clear |

Returns

reset result.

**4.0.51.7.16** `static uint32_t SDIF_GetCardWriteProtect ( SDIF_Type * base ) [inline], [static]`

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

**4.0.51.7.17** `static void SDIF_AssertHardwareReset ( SDIF_Type * base ) [inline], [static]`

#### Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

**4.0.51.7.18** `status_t SDIF_SendCommand ( SDIF_Type * base, sdif_command_t * cmd, uint32_t timeout )`

This api include polling the status of the bit START\_COMMAND, if 0 used as timeout value, then this function will return directly without polling the START\_CMD status.

#### Parameters

|                |                               |
|----------------|-------------------------------|
| <i>base</i>    | SDIF peripheral base address. |
| <i>command</i> | configuration collection      |
| <i>timeout</i> | not used in this function     |

#### Returns

command excute status

**4.0.51.7.19** `static void SDIF_EnableGlobalInterrupt ( SDIF_Type * base, bool enable ) [inline], [static]`

#### Parameters

|                       |                               |
|-----------------------|-------------------------------|
| <i>base</i>           | SDIF peripheral base address. |
| <i>enable/disable</i> | flag                          |

**4.0.51.7.20** `static void SDIF_EnableInterrupt ( SDIF_Type * base, uint32_t mask ) [inline], [static]`

#### Parameters

|                  |                               |
|------------------|-------------------------------|
| <i>base</i>      | SDIF peripheral base address. |
| <i>interrupt</i> | mask                          |

**4.0.51.7.21** `static void SDIF_DisableInterrupt ( SDIF_Type * base, uint32_t mask ) [inline], [static]`

Parameters

|                  |                               |
|------------------|-------------------------------|
| <i>base</i>      | SDIF peripheral base address. |
| <i>interrupt</i> | mask                          |

**4.0.51.7.22** `static uint32_t SDIF_GetInterruptStatus ( SDIF_Type * base ) [inline], [static]`

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

**4.0.51.7.23** `static uint32_t SDIF_GetEnabledInterruptStatus ( SDIF_Type * base ) [inline], [static]`

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

**4.0.51.7.24** `static void SDIF_ClearInterruptStatus ( SDIF_Type * base, uint32_t mask ) [inline], [static]`

Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | SDIF peripheral base address. |
| <i>status</i> | mask to clear                 |

**4.0.51.7.25** `void SDIF_TransferCreateHandle ( SDIF_Type * base, sdif_handle_t * handle, sdif_transfer_callback_t * callback, void * userData )`

register call back function for interrupt and enable the interrupt

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

|                 |                                                      |
|-----------------|------------------------------------------------------|
| <i>handle</i>   | SDIF handle pointer.                                 |
| <i>callback</i> | Structure pointer to contain all callback functions. |
| <i>userData</i> | Callback function parameter.                         |

**4.0.51.7.26 static void SDIF\_EnableDmaInterrupt ( SDIF\_Type \* *base*, uint32\_t *mask* )**  
**[inline], [static]**

Parameters

|                  |                               |
|------------------|-------------------------------|
| <i>base</i>      | SDIF peripheral base address. |
| <i>interrupt</i> | mask to set                   |

**4.0.51.7.27 static void SDIF\_DisableDmaInterrupt ( SDIF\_Type \* *base*, uint32\_t *mask* )**  
**[inline], [static]**

Parameters

|                  |                               |
|------------------|-------------------------------|
| <i>base</i>      | SDIF peripheral base address. |
| <i>interrupt</i> | mask to clear                 |

**4.0.51.7.28 static uint32\_t SDIF\_GetInternalDMAStatus ( SDIF\_Type \* *base* )** **[inline],**  
**[static]**

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

Returns

the internal DMA status register

**4.0.51.7.29 static uint32\_t SDIF\_GetEnabledDMAInterruptStatus ( SDIF\_Type \* *base* )**  
**[inline], [static]**

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

## Returns

the internal DMA status register

**4.0.51.7.30** `static void SDIF_ClearInternalDMAStatus ( SDIF_Type * base, uint32_t mask )`  
**[inline], [static]**

## Parameters

|               |                               |
|---------------|-------------------------------|
| <i>base</i>   | SDIF peripheral base address. |
| <i>status</i> | mask to clear                 |

**4.0.51.7.31** `status_t SDIF_InternalDMAConfig ( SDIF_Type * base, sdif_dma_config_t * config,  
const uint32_t * data, uint32_t dataSize )`

## Parameters

|                 |                               |
|-----------------|-------------------------------|
| <i>base</i>     | SDIF peripheral base address. |
| <i>internal</i> | DMA configuration collection  |
| <i>data</i>     | buffer pointer                |
| <i>data</i>     | buffer size                   |

**4.0.51.7.32** `static void SDIF_EnableInternalDMA ( SDIF_Type * base, bool enable )`  
**[inline], [static]**

## Parameters

|               |                                      |
|---------------|--------------------------------------|
| <i>base</i>   | SDIF peripheral base address.        |
| <i>enable</i> | internal DMA enable or disable flag. |

**4.0.51.7.33** `static void SDIF_SendReadWait ( SDIF_Type * base )` **[inline], [static]**

## Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

### 4.0.51.7.34 bool SDIF\_AbortReadData ( SDIF\_Type \* *base*, uint32\_t *timeout* )

## Parameters

|                |                                                                                 |
|----------------|---------------------------------------------------------------------------------|
| <i>base</i>    | SDIF peripheral base address.                                                   |
| <i>timeout</i> | value to wait this bit self clear which indicate the data machine reset to idle |

### 4.0.51.7.35 static void SDIF\_EnableCEATAInterrupt ( SDIF\_Type \* *base*, bool *enable* ) [inline], [static]

## Parameters

|                       |                               |
|-----------------------|-------------------------------|
| <i>base</i>           | SDIF peripheral base address. |
| <i>enable/disable</i> | flag                          |

### 4.0.51.7.36 status\_t SDIF\_TransferNonBlocking ( SDIF\_Type \* *base*, sdif\_handle\_t \* *handle*, sdif\_dma\_config\_t \* *dmaConfig*, sdif\_transfer\_t \* *transfer* )

## Parameters

|             |                                                                                                                                                                                               |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SDIF peripheral base address.                                                                                                                                                                 |
| <i>sdif</i> | handle                                                                                                                                                                                        |
| <i>DMA</i>  | config structure This parameter can be config as:<br>1. NULL In this condition, polling transfer mode is selected<br>2. available DMA config In this condition, DMA transfer mode is selected |
| <i>sdif</i> | transfer configuration collection                                                                                                                                                             |

### 4.0.51.7.37 status\_t SDIF\_TransferBlocking ( SDIF\_Type \* *base*, sdif\_dma\_config\_t \* *dmaConfig*, sdif\_transfer\_t \* *transfer* )



#### Parameters

|             |                                                                                                                                                                                                                   |
|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | SDIF peripheral base address.                                                                                                                                                                                     |
| <i>DMA</i>  | config structure <ul style="list-style-type: none"> <li>1. NULL In this condition, polling transfer mode is selected</li> <li>2. available DMA config In this condition, DMA transfer mode is selected</li> </ul> |
| <i>sdif</i> | transfer configuration collection                                                                                                                                                                                 |

**4.0.51.7.38** `status_t SDIF_ReleaseDMADescriptor ( SDIF_Type * base, sdif_dma_config_t * dmaConfig )`

#### Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
| <i>sdif</i> | DMA config pointer            |

**4.0.51.7.39** `void SDIF_GetCapability ( SDIF_Type * base, sdif_capability_t * capability )`

#### Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
| <i>sdif</i> | capability pointer            |

**4.0.51.7.40** `static uint32_t SDIF_GetControllerStatus ( SDIF_Type * base ) [inline], [static]`

#### Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
|-------------|-------------------------------|

**4.0.51.7.41** `static void SDIF_SendCCSD ( SDIF_Type * base, bool withAutoStop ) [inline], [static]`

Parameters

|             |                               |
|-------------|-------------------------------|
| <i>base</i> | SDIF peripheral base address. |
| <i>send</i> | auto stop flag                |

#### 4.0.51.7.42 void SDIF\_ConfigClockDelay ( uint32\_t *target\_HZ*, uint32\_t *divider* )

Parameters

|                |                                                                               |
|----------------|-------------------------------------------------------------------------------|
| <i>target</i>  | freq work mode                                                                |
| <i>divider</i> | not used in this function anymore, use DELAY value instead of phase directly. |

## 4.0.52 SYCTL: I2S bridging and signal sharing Configuration

### 4.0.52.1 Overview

The MCUXpresso SDK provides a peripheral driver for the SYCTL module of MCUXpresso SDK devices. For further details, see the corresponding chapter.

#### Files

- file [fsl\\_sysctl.h](#)
- file [fsl\\_sysctl.h](#)

#### Enumerations

- enum [\\_sysctl\\_share\\_set\\_index](#) {  
    [kSYCTL\\_ShareSet0](#) = 0,  
    [kSYCTL\\_ShareSet1](#) = 1 }  
    *SYCTL share set.*
- enum [sysctl\\_fcctrlsel\\_signal\\_t](#) {  
    [kSYCTL\\_FlexcommSignalSCK](#) = SYCTL\_FCCTRLSEL\_SCKINSEL\_SHIFT,  
    [kSYCTL\\_FlexcommSignalWS](#) = SYCTL\_FCCTRLSEL\_WSINSEL\_SHIFT,  
    [kSYCTL\\_FlexcommSignalDataIn](#) = SYCTL\_FCCTRLSEL\_DATAINSEL\_SHIFT,  
    [kSYCTL\\_FlexcommSignalDataOut](#) = SYCTL\_FCCTRLSEL\_DATAOUTSEL\_SHIFT }  
    *SYCTL flexcomm signal.*
- enum [\\_sysctl\\_share\\_src](#) {  
    [kSYCTL\\_Flexcomm0](#) = 0,  
    [kSYCTL\\_Flexcomm1](#) = 1,  
    [kSYCTL\\_Flexcomm2](#) = 2,  
    [kSYCTL\\_Flexcomm4](#) = 4,  
    [kSYCTL\\_Flexcomm5](#) = 5,  
    [kSYCTL\\_Flexcomm6](#) = 6,  
    [kSYCTL\\_Flexcomm7](#) = 7 }  
    *SYCTL flexcomm index.*
- enum [\\_sysctl\\_dataout\\_mask](#) {  
    [kSYCTL\\_Flexcomm0DataOut](#) = SYCTL\_SHAREDCTRLSET\_FC0DATAOUTEN\_MASK,  
    [kSYCTL\\_Flexcomm1DataOut](#) = SYCTL\_SHAREDCTRLSET\_FC1DATAOUTEN\_MASK,  
    [kSYCTL\\_Flexcomm2DataOut](#) = SYCTL\_SHAREDCTRLSET\_FC2DATAOUTEN\_MASK,  
    [kSYCTL\\_Flexcomm4DataOut](#) = SYCTL\_SHAREDCTRLSET\_FC4DATAOUTEN\_MASK,  
    [kSYCTL\\_Flexcomm5DataOut](#) = SYCTL\_SHAREDCTRLSET\_FC5DATAOUTEN\_MASK,  
    [kSYCTL\\_Flexcomm6DataOut](#) = SYCTL\_SHAREDCTRLSET\_FC6DATAOUTEN\_MASK,  
    [kSYCTL\\_Flexcomm7DataOut](#) = SYCTL\_SHAREDCTRLSET\_FC7DATAOUTEN\_MASK }  
    *SYCTL shared data out mask.*
- enum [sysctl\\_sharedctrlset\\_signal\\_t](#) {

```

kSYSCTL_SharedCtrlSignalSCK = SYSCTL_SHAREDCTRLSET_SHAREDSCSEL_SHIFT,
kSYSCTL_SharedCtrlSignalWS = SYSCTL_SHAREDCTRLSET_SHAREDWSSEL_SHIFT,
kSYSCTL_SharedCtrlSignalDataIn = SYSCTL_SHAREDCTRLSET_SHAREDdatasel_SHIFT,
kSYSCTL_SharedCtrlSignalDataOut = SYSCTL_SHAREDCTRLSET_FC0DATAOUTEN_SHIFT }
 SYSCTL flexcomm signal.

```

## Driver version

- #define **FSL\_SYSCTL\_DRIVER\_VERSION** (MAKE\_VERSION(2, 0, 5))  
Group sysctl driver version for SDK.

## Initialization and deinitialization

- void **SYSCTL\_Init** (SYSCTL\_Type \*base)  
SYSCTL initial.
- void **SYSCTL\_Deinit** (SYSCTL\_Type \*base)  
SYSCTL deinit.

## SYSCTL share signal configure

- void **SYSCTL\_SetFlexcommShareSet** (SYSCTL\_Type \*base, uint32\_t flexCommIndex, uint32\_t sckSet, uint32\_t wsSet, uint32\_t dataInSet, uint32\_t dataOutSet)  
SYSCTL share set configure for flexcomm.
- void **SYSCTL\_SetShareSet** (SYSCTL\_Type \*base, uint32\_t flexCommIndex, **sysctl\_fcctrlsel\_signal\_t** signal, uint32\_t set)  
SYSCTL share set configure for separate signal.
- void **SYSCTL\_SetShareSetSrc** (SYSCTL\_Type \*base, uint32\_t setIndex, uint32\_t sckShareSrc, uint32\_t wsShareSrc, uint32\_t dataInShareSrc, uint32\_t dataOutShareSrc)  
SYSCTL share set source configure.
- void **SYSCTL\_SetShareSignalSrc** (SYSCTL\_Type \*base, uint32\_t setIndex, **sysctl\_sharedctrlset\_signal\_t** signal, uint32\_t shareSrc)  
SYSCTL sck source configure.

## 4.0.52.2 Macro Definition Documentation

### 4.0.52.2.1 #define FSL\_SYSCTL\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 5))

Version 2.0.5.

### 4.0.52.3 Enumeration Type Documentation

#### 4.0.52.3.1 enum \_sysctl\_share\_set\_index

Enumerator

*kSYSCTL\_ShareSet0* share set 0

*kSYSCTL\_ShareSet1* share set 1

#### 4.0.52.3.2 enum sysctl\_fcctrlsel\_signal\_t

Enumerator

*kSYSCTL\_FlexcommSignalSCK* SCK signal.

*kSYSCTL\_FlexcommSignalWS* WS signal.

*kSYSCTL\_FlexcommSignalDataIn* Data in signal.

*kSYSCTL\_FlexcommSignalDataOut* Data out signal.

#### 4.0.52.3.3 enum \_sysctl\_share\_src

Enumerator

*kSYSCTL\_Flexcomm0* share set 0

*kSYSCTL\_Flexcomm1* share set 1

*kSYSCTL\_Flexcomm2* share set 2

*kSYSCTL\_Flexcomm4* share set 4

*kSYSCTL\_Flexcomm5* share set 5

*kSYSCTL\_Flexcomm6* share set 6

*kSYSCTL\_Flexcomm7* share set 7

#### 4.0.52.3.4 enum \_sysctl\_dataout\_mask

Enumerator

*kSYSCTL\_Flexcomm0DataOut* share set 0

*kSYSCTL\_Flexcomm1DataOut* share set 1

*kSYSCTL\_Flexcomm2DataOut* share set 2

*kSYSCTL\_Flexcomm4DataOut* share set 4

*kSYSCTL\_Flexcomm5DataOut* share set 5

*kSYSCTL\_Flexcomm6DataOut* share set 6

*kSYSCTL\_Flexcomm7DataOut* share set 7

#### 4.0.52.3.5 enum sysctl\_sharedctrlset\_signal\_t

Enumerator

*kSYSCTL\_SharedCtrlSignalSCK* SCK signal.  
*kSYSCTL\_SharedCtrlSignalWS* WS signal.  
*kSYSCTL\_SharedCtrlSignalDataIn* Data in signal.  
*kSYSCTL\_SharedCtrlSignalDataOut* Data out signal.

#### 4.0.52.4 Function Documentation

##### 4.0.52.4.1 void SYSCTL\_Init ( SYSCTL\_Type \* *base* )

Parameters

|             |                                        |
|-------------|----------------------------------------|
| <i>base</i> | Base address of the SYSCTL peripheral. |
|-------------|----------------------------------------|

##### 4.0.52.4.2 void SYSCTL\_Deinit ( SYSCTL\_Type \* *base* )

Parameters

|             |                                        |
|-------------|----------------------------------------|
| <i>base</i> | Base address of the SYSCTL peripheral. |
|-------------|----------------------------------------|

##### 4.0.52.4.3 void SYSCTL\_SetFlexcommShareSet ( SYSCTL\_Type \* *base*, uint32\_t *flexCommIndex*, uint32\_t *sckSet*, uint32\_t *wsSet*, uint32\_t *dataInSet*, uint32\_t *dataOutSet* )

Parameters

|                      |                                                          |
|----------------------|----------------------------------------------------------|
| <i>base</i>          | Base address of the SYSCTL peripheral.                   |
| <i>flexCommIndex</i> | index of flexcomm, reference _sysctl_share_src           |
| <i>sckSet</i>        | share set for sck,reference _sysctl_share_set_index      |
| <i>wsSet</i>         | share set for ws, reference _sysctl_share_set_index      |
| <i>dataInSet</i>     | share set for data in, reference _sysctl_share_set_index |
| <i>dataOutSet</i>    | share set for data out, reference _sysctl_dataout_mask   |

##### 4.0.52.4.4 void SYSCTL\_SetShareSet ( SYSCTL\_Type \* *base*, uint32\_t *flexCommIndex*, sysctl\_fcctrlsel\_signal\_t *signal*, uint32\_t *set* )

#### Parameters

|                      |                                                      |
|----------------------|------------------------------------------------------|
| <i>base</i>          | Base address of the SYSCTL peripheral                |
| <i>flexCommIndex</i> | index of flexcomm,reference _sysctl_share_src        |
| <i>signal</i>        | FCCTRLSEL signal shift                               |
| <i>setIndex</i>      | share set for sck, reference _sysctl_share_set_index |

**4.0.52.4.5 void SYSCTL\_SetShareSetSrc ( SYSCTL\_Type \* *base*, uint32\_t *setIndex*, uint32\_t *sckShareSrc*, uint32\_t *wsShareSrc*, uint32\_t *dataInShareSrc*, uint32\_t *dataOutShareSrc* )**

#### Parameters

|                        |                                                                   |
|------------------------|-------------------------------------------------------------------|
| <i>base</i>            | Base address of the SYSCTL peripheral                             |
| <i>setIndex</i>        | index of share set, reference _sysctl_share_set_index             |
| <i>sckShareSrc</i>     | sck source for this share set,reference _sysctl_share_src         |
| <i>wsShareSrc</i>      | ws source for this share set,reference _sysctl_share_src          |
| <i>dataInShareSrc</i>  | data in source for this share set,reference _sysctl_share_src     |
| <i>dataOutShareSrc</i> | data out source for this share set,reference _sysctl_dataout_mask |

**4.0.52.4.6 void SYSCTL\_SetShareSignalSrc ( SYSCTL\_Type \* *base*, uint32\_t *setIndex*, sysctl\_sharedctrlset\_signal\_t *signal*, uint32\_t *shareSrc* )**

#### Parameters

|                    |                                                           |
|--------------------|-----------------------------------------------------------|
| <i>base</i>        | Base address of the SYSCTL peripheral                     |
| <i>setIndex</i>    | index of share set, reference _sysctl_share_set_index     |
| <i>sckShareSrc</i> | sck source fro this share set,reference _sysctl_share_src |

## 4.0.53 UTICK: MicroTick Timer Driver

### 4.0.53.1 Overview

The MCUXpresso SDK provides a peripheral driver for the UTICK module of MCUXpresso SDK devices. UTICK driver is created to help user to operate the UTICK module. The UTICK timer can be used as a low power timer. The APIs can be used to enable the UTICK module, initialize it and set the time. UTICK can be used as a wake up source from low power mode.

### 4.0.53.2 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/utick

#### Files

- file [fsl\\_utick.h](#)

#### Typedefs

- typedef void(\* [utick\\_callback\\_t](#))(void)  
*UTICK callback function.*

#### Enumerations

- enum [utick\\_mode\\_t](#) {  
    [kUTICK\\_Onetime](#) = 0x0U,  
    [kUTICK\\_Repeat](#) = 0x1U }  
*UTICK timer operational mode.*

#### Driver version

- #define [FSL\\_UTICK\\_DRIVER\\_VERSION](#) ([MAKE\\_VERSION](#)(2, 0, 3))  
*UTICK driver version 2.0.3.*

#### Initialization and deinitialization

- void [UTICK\\_Init](#) (UTICK\_Type \*base)  
*Initializes an UTICK by turning its bus clock on.*
- void [UTICK\\_Deinit](#) (UTICK\_Type \*base)  
*Deinitializes a UTICK instance.*
- uint32\_t [UTICK\\_GetStatusFlags](#) (UTICK\_Type \*base)  
*Get Status Flags.*
- void [UTICK\\_ClearStatusFlags](#) (UTICK\_Type \*base)  
*Clear Status Interrupt Flags.*



- void [UTICK\\_SetTick](#) (UTICK\_Type \*base, [utick\\_mode\\_t](#) mode, uint32\_t count, [utick\\_callback\\_t](#) cb)  
*Starts UTICK.*
- void [UTICK\\_HandleIRQ](#) (UTICK\_Type \*base, [utick\\_callback\\_t](#) cb)  
*UTICK Interrupt Service Handler.*

### 4.0.53.3 Macro Definition Documentation

4.0.53.3.1 **#define FSL\_UTICK\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))**

### 4.0.53.4 Typedef Documentation

4.0.53.4.1 **typedef void(\* utick\_callback\_t)(void)**

### 4.0.53.5 Enumeration Type Documentation

4.0.53.5.1 **enum utick\_mode\_t**

Enumerator

*kUTICK\_Onetime* Trigger once.  
*kUTICK\_Repeat* Trigger repeatedly.

### 4.0.53.6 Function Documentation

4.0.53.6.1 **void UTICK\_Init ( UTICK\_Type \* *base* )**

4.0.53.6.2 **void UTICK\_Deinit ( UTICK\_Type \* *base* )**

This function shuts down Utick bus clock

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | UTICK peripheral base address. |
|-------------|--------------------------------|

4.0.53.6.3 **uint32\_t UTICK\_GetStatusFlags ( UTICK\_Type \* *base* )**

This returns the status flag

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | UTICK peripheral base address. |
|-------------|--------------------------------|

Returns

status register value

#### 4.0.53.6.4 void UTICK\_ClearStatusFlags ( UTICK\_Type \* *base* )

This clears intr status flag

Parameters

|             |                                |
|-------------|--------------------------------|
| <i>base</i> | UTICK peripheral base address. |
|-------------|--------------------------------|

Returns

none

#### 4.0.53.6.5 void UTICK\_SetTick ( UTICK\_Type \* *base*, utick\_mode\_t *mode*, uint32\_t *count*, utick\_callback\_t *cb* )

This function starts a repeat/onetime countdown with an optional callback

Parameters

|              |                                                                                     |
|--------------|-------------------------------------------------------------------------------------|
| <i>base</i>  | UTICK peripheral base address.                                                      |
| <i>mode</i>  | UTICK timer mode (ie kUTICK_onetime or kUTICK_repeat)                               |
| <i>count</i> | UTICK timer mode (ie kUTICK_onetime or kUTICK_repeat)                               |
| <i>cb</i>    | UTICK callback (can be left as NULL if none, otherwise should be a void func(void)) |

Returns

none

#### 4.0.53.6.6 void UTICK\_HandleIRQ ( UTICK\_Type \* *base*, utick\_callback\_t *cb* )

This function handles the interrupt and refers to the callback array in the driver to callback user (as per request in [UTICK\\_SetTick\(\)](#)). if no user callback is scheduled, the interrupt will simply be cleared.

## Parameters

|             |                                               |
|-------------|-----------------------------------------------|
| <i>base</i> | UTICK peripheral base address.                |
| <i>cb</i>   | callback scheduled for this instance of UTICK |

## Returns

none

## 4.0.54 WWDT: Windowed Watchdog Timer Driver

### 4.0.54.1 Overview

The MCUXpresso SDK provides a peripheral driver for the Watchdog module (WDOG) of MCUXpresso SDK devices.

### 4.0.54.2 Function groups

#### 4.0.54.2.1 Initialization and deinitialization

The function [WWDT\\_Init\(\)](#) initializes the watchdog timer with specified configurations. The configurations include timeout value and whether to enable watchdog after init. The function [WWDT\\_GetDefaultConfig\(\)](#) gets the default configurations.

The function [WWDT\\_Deinit\(\)](#) disables the watchdog and the module clock.

#### 4.0.54.2.2 Status

Provides functions to get and clear the WWDT status.

#### 4.0.54.2.3 Interrupt

Provides functions to enable/disable WWDT interrupts and get current enabled interrupts.

#### 4.0.54.2.4 Watch dog Refresh

The function [WWDT\\_Refresh\(\)](#) feeds the WWDT.

### 4.0.54.3 Typical use case

Refer to the driver examples codes located at <SDK\_ROOT>/boards/<BOARD>/driver\_examples/wwdt

### Files

- file [fsl\\_wwdt.h](#)

### Data Structures

- struct [wwdt\\_config\\_t](#)  
*Describes WWDT configuration structure. [More...](#)*

## Enumerations

- enum `_wwdt_status_flags_t` {  
    `kWWDT_TimeoutFlag` = `WWDT_MOD_WDTOF_MASK`,  
    `kWWDT_WarningFlag` = `WWDT_MOD_WDINT_MASK` }  
    *WWDT status flags.*

## Driver version

- #define `FSL_WWDT_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 4)`)  
    *Defines WWDT driver version 2.1.4.*

## Refresh sequence

- #define `WWDT_FIRST_WORD_OF_REFRESH` (`0xAAU`)  
    *First word of refresh sequence.*
- #define `WWDT_SECOND_WORD_OF_REFRESH` (`0x55U`)  
    *Second word of refresh sequence.*

## WWDT Initialization and De-initialization

- void `WWDT_GetDefaultConfig` (`wwdt_config_t *config`)  
    *Initializes WWDT configure structure.*
- void `WWDT_Init` (`WWDT_Type *base`, const `wwdt_config_t *config`)  
    *Initializes the WWDT.*
- void `WWDT_Deinit` (`WWDT_Type *base`)  
    *Shuts down the WWDT.*

## WWDT Functional Operation

- static void `WWDT_Enable` (`WWDT_Type *base`)  
    *Enables the WWDT module.*
- static void `WWDT_Disable` (`WWDT_Type *base`)  
    *Disables the WWDT module.*
- static uint32\_t `WWDT_GetStatusFlags` (`WWDT_Type *base`)  
    *Gets all WWDT status flags.*
- void `WWDT_ClearStatusFlags` (`WWDT_Type *base`, uint32\_t mask)  
    *Clear WWDT flag.*
- static void `WWDT_SetWarningValue` (`WWDT_Type *base`, uint32\_t warningValue)  
    *Set the WWDT warning value.*
- static void `WWDT_SetTimeoutValue` (`WWDT_Type *base`, uint32\_t timeoutCount)  
    *Set the WWDT timeout value.*
- static void `WWDT_SetWindowValue` (`WWDT_Type *base`, uint32\_t windowValue)  
    *Sets the WWDT window value.*
- void `WWDT_Refresh` (`WWDT_Type *base`)  
    *Refreshes the WWDT timer.*

## 4.0.54.4 Data Structure Documentation

### 4.0.54.4.1 struct wwdt\_config\_t

#### Data Fields

- bool [enableWwdt](#)  
*Enables or disables WWDT.*
- bool [enableWatchdogReset](#)  
*true: Watchdog timeout will cause a chip reset false: Watchdog timeout will not cause a chip reset*
- bool [enableWatchdogProtect](#)  
*true: Enable watchdog protect i.e timeout value can only be changed after counter is below warning & window values false: Disable watchdog protect; timeout value can be changed at any time*
- uint32\_t [windowValue](#)  
*Window value, set this to 0xFFFFF if windowing is not in effect.*
- uint32\_t [timeoutValue](#)  
*Timeout value.*
- uint32\_t [warningValue](#)  
*Watchdog time counter value that will generate a warning interrupt.*
- uint32\_t [clockFreq\\_Hz](#)  
*Watchdog clock source frequency.*

#### 4.0.54.4.1.1 Field Documentation

##### 4.0.54.4.1.1.1 uint32\_t wwdt\_config\_t::warningValue

Set this to 0 for no warning

##### 4.0.54.4.1.1.2 uint32\_t wwdt\_config\_t::clockFreq\_Hz

## 4.0.54.5 Macro Definition Documentation

### 4.0.54.5.1 #define FSL\_WWDT\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 4))

## 4.0.54.6 Enumeration Type Documentation

### 4.0.54.6.1 enum \_wwdt\_status\_flags\_t

This structure contains the WWDT status flags for use in the WWDT functions.

Enumerator

- kWWDT\_TimeoutFlag* Time-out flag, set when the timer times out.
- kWWDT\_WarningFlag* Warning interrupt flag, set when timer is below the value WDWARNINT.

## 4.0.54.7 Function Documentation

### 4.0.54.7.1 void WWDT\_GetDefaultConfig ( wwdt\_config\_t \* config )

This function initializes the WWDT configure structure to default value. The default value are:

```
* config->enableWwdt = true;
* config->enableWatchdogReset = false;
* config->enableWatchdogProtect = false;
* config->enableLockOscillator = false;
* config->windowValue = 0xFFFFFU;
* config->timeoutValue = 0xFFFFFU;
* config->warningValue = 0;
*
```

#### Parameters

|               |                                   |
|---------------|-----------------------------------|
| <i>config</i> | Pointer to WWDT config structure. |
|---------------|-----------------------------------|

See Also

[wwdt\\_config\\_t](#)

### 4.0.54.7.2 void WWDT\_Init ( WWDT\_Type \* base, const wwdt\_config\_t \* config )

This function initializes the WWDT. When called, the WWDT runs according to the configuration.

Example:

```
* wwdt_config_t config;
* WWDT_GetDefaultConfig(&config);
* config.timeoutValue = 0x7ffU;
* WWDT_Init(wwdt_base, &config);
*
```

#### Parameters

|               |                              |
|---------------|------------------------------|
| <i>base</i>   | WWDT peripheral base address |
| <i>config</i> | The configuration of WWDT    |

### 4.0.54.7.3 void WWDT\_Deinit ( WWDT\_Type \* base )

This function shuts down the WWDT.

#### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WWDT peripheral base address |
|-------------|------------------------------|

#### 4.0.54.7.4 static void WWDT\_Enable ( WWDT\_Type \* *base* ) [inline], [static]

This function write value into WWDT\_MOD register to enable the WWDT, it is a write-once bit; once this bit is set to one and a watchdog feed is performed, the watchdog timer will run permanently.

#### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WWDT peripheral base address |
|-------------|------------------------------|

#### 4.0.54.7.5 static void WWDT\_Disable ( WWDT\_Type \* *base* ) [inline], [static]

This function write value into WWDT\_MOD register to disable the WWDT.

#### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WWDT peripheral base address |
|-------------|------------------------------|

#### 4.0.54.7.6 static uint32\_t WWDT\_GetStatusFlags ( WWDT\_Type \* *base* ) [inline], [static]

This function gets all status flags.

Example for getting Timeout Flag:

```
* uint32_t status;
* status = WWDT_GetStatusFlags (wwdt_base) &
* kWWDT_TimeoutFlag;
*
```

#### Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WWDT peripheral base address |
|-------------|------------------------------|

#### Returns

The status flags. This is the logical OR of members of the enumeration [\\_wwdt\\_status\\_flags\\_t](#)



#### 4.0.54.7.7 void WWDT\_ClearStatusFlags ( WWDT\_Type \* *base*, uint32\_t *mask* )

This function clears WWDT status flag.

Example for clearing warning flag:

```
* WWDT_ClearStatusFlags(wwdt_base, kWWDT_WarningFlag);
*
```

Parameters

|             |                                                                                                                    |
|-------------|--------------------------------------------------------------------------------------------------------------------|
| <i>base</i> | WWDT peripheral base address                                                                                       |
| <i>mask</i> | The status flags to clear. This is a logical OR of members of the enumeration <a href="#">_wwdt_status_flags_t</a> |

#### 4.0.54.7.8 static void WWDT\_SetWarningValue ( WWDT\_Type \* *base*, uint32\_t *warningValue* ) [inline], [static]

The WDWARNINT register determines the watchdog timer counter value that will generate a watchdog interrupt. When the watchdog timer counter is no longer greater than the value defined by WARNINT, an interrupt will be generated after the subsequent WDCLK.

Parameters

|                     |                              |
|---------------------|------------------------------|
| <i>base</i>         | WWDT peripheral base address |
| <i>warningValue</i> | WWDT warning value.          |

#### 4.0.54.7.9 static void WWDT\_SetTimeoutValue ( WWDT\_Type \* *base*, uint32\_t *timeoutCount* ) [inline], [static]

This function sets the timeout value. Every time a feed sequence occurs the value in the TC register is loaded into the Watchdog timer. Writing a value below 0xFF will cause 0xFF to be loaded into the TC register. Thus the minimum time-out interval is TWDCCLK\*256\*4. If enableWatchdogProtect flag is true in [wwdt\\_config\\_t](#) config structure, any attempt to change the timeout value before the watchdog counter is below the warning and window values will cause a watchdog reset and set the WDTOF flag.

Parameters

|                     |                                               |
|---------------------|-----------------------------------------------|
| <i>base</i>         | WWDT peripheral base address                  |
| <i>timeoutCount</i> | WWDT timeout value, count of WWDT clock tick. |

**4.0.54.7.10 static void WWDT\_SetWindowValue ( WWDT\_Type \* *base*, uint32\_t *windowValue* )**  
**[inline], [static]**

The WINDOW register determines the highest TV value allowed when a watchdog feed is performed. If a feed sequence occurs when timer value is greater than the value in WINDOW, a watchdog event will occur. To disable windowing, set *windowValue* to 0xFFFFFFFF (maximum possible timer value) so windowing is not in effect.

Parameters

|                    |                              |
|--------------------|------------------------------|
| <i>base</i>        | WWDT peripheral base address |
| <i>windowValue</i> | WWDT window value.           |

**4.0.54.7.11 void WWDT\_Refresh ( WWDT\_Type \* *base* )**

This function feeds the WWDT. This function should be called before WWDT timer is in timeout. Otherwise, a reset is asserted.

Parameters

|             |                              |
|-------------|------------------------------|
| <i>base</i> | WWDT peripheral base address |
|-------------|------------------------------|

## 4.0.55 Debug Console

### 4.0.55.1 Overview

This chapter describes the programming interface of the debug console driver.

The debug console enables debug log messages to be output via the specified peripheral with frequency of the peripheral source clock and base address at the specified baud rate. Additionally, it provides input and output functions to scan and print formatted data. The below picture shows the layout of debug console.




Figure 2: Debug console overview

### 4.0.55.2 Function groups

#### 4.0.55.2.1 Initialization

To initialize the debug console, call the [DbgConsole\\_Init\(\)](#) function with these parameters. This function automatically enables the module and the clock.

```
status_t DbgConsole_Init(uint8_t instance, uint32_t baudRate,
 serial_port_type_t device, uint32_t clkSrcFreq);
```

Select the supported debug console hardware device type, such as

```
typedef enum _serial_port_type
{
 kSerialPort_Uart = 1U,
 kSerialPort_UsbCdc,
 kSerialPort_Swo,
 kSerialPort_UsbCdcVirtual,
} serial_port_type_t;
```

After the initialization is successful, stdout and stdin are connected to the selected peripheral. This example shows how to call the [DbgConsole\\_Init\(\)](#) given the user configuration structure.

```
DbgConsole_Init(BOARD_DEBUG_UART_INSTANCE, BOARD_DEBUG_UART_BAUDRATE, BOARD_DEBUG_UART_TYPE,
 BOARD_DEBUG_UART_CLK_FREQ);
```

#### 4.0.55.2.2 Advanced Feature

The debug console provides input and output functions to scan and print formatted data.

- Support a format specifier for PRINTF following this prototype " `%[flags][width][.precision][length]specifier`", which is explained below

| flags   | Description                                                                                                                                                                                                                                                                                                                                                                             |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       | Left-justified within the given field width. Right-justified is the default.                                                                                                                                                                                                                                                                                                            |
| +       | Forces to precede the result with a plus or minus sign (+ or -) even for positive numbers. By default, only negative numbers are preceded with a - sign.                                                                                                                                                                                                                                |
| (space) | If no sign is written, a blank space is inserted before the value.                                                                                                                                                                                                                                                                                                                      |
| #       | Used with o, x, or X specifiers the value is preceded with 0, 0x, or 0X respectively for values other than zero. Used with e, E and f, it forces the written output to contain a decimal point even if no digits would follow. By default, if no digits follow, no decimal point is written. Used with g or G the result is the same as with e or E but trailing zeros are not removed. |
| 0       | Left-pads the number with zeroes (0) instead of spaces, where padding is specified (see width sub-specifier).                                                                                                                                                                                                                                                                           |

| Width    | Description                                                                                                                                                                                            |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| (number) | A minimum number of characters to be printed. If the value to be printed is shorter than this number, the result is padded with blank spaces. The value is not truncated even if the result is larger. |
| *        | The width is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.                                                          |

| <b>.precision</b> | <b>Description</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| .number           | For integer specifiers (d, i, o, u, x, X) precision specifies the minimum number of digits to be written. If the value to be written is shorter than this number, the result is padded with leading zeros. The value is not truncated even if the result is longer. A precision of 0 means that no character is written for the value 0. For e, E, and f specifiers this is the number of digits to be printed after the decimal point. For g and G specifiers This is the maximum number of significant digits to be printed. For s this is the maximum number of characters to be printed. By default, all characters are printed until the ending null character is encountered. For c type it has no effect. When no precision is specified, the default is 1. If the period is specified without an explicit value for precision, 0 is assumed. |
| .*                | The precision is not specified in the format string, but as an additional integer value argument preceding the argument that has to be formatted.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |

| <b>length</b>  | <b>Description</b> |
|----------------|--------------------|
| Do not support |                    |

| <b>specifier</b> | <b>Description</b>                           |
|------------------|----------------------------------------------|
| d or i           | Signed decimal integer                       |
| f                | Decimal floating point                       |
| F                | Decimal floating point capital letters       |
| x                | Unsigned hexadecimal integer                 |
| X                | Unsigned hexadecimal integer capital letters |
| o                | Signed octal                                 |
| b                | Binary value                                 |
| p                | Pointer address                              |
| u                | Unsigned decimal integer                     |
| c                | Character                                    |
| s                | String of characters                         |
| n                | Nothing printed                              |

- Support a format specifier for SCANF following this prototype " %[\*][width][length]specifier", which is explained below

| *                                                                                                                                                                | Description |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|
| An optional starting asterisk indicates that the data is to be read from the stream but ignored. In other words, it is not stored in the corresponding argument. |             |

| width                                                                                        | Description |
|----------------------------------------------------------------------------------------------|-------------|
| This specifies the maximum number of characters to be read in the current reading operation. |             |

| length      | Description                                                                                                                                                                                             |
|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| hh          | The argument is interpreted as a signed character or unsigned character (only applies to integer specifiers: i, d, o, u, x, and X).                                                                     |
| h           | The argument is interpreted as a short integer or unsigned short integer (only applies to integer specifiers: i, d, o, u, x, and X).                                                                    |
| l           | The argument is interpreted as a long integer or unsigned long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s.           |
| ll          | The argument is interpreted as a long long integer or unsigned long long integer for integer specifiers (i, d, o, u, x, and X) and as a wide character or wide character string for specifiers c and s. |
| L           | The argument is interpreted as a long double (only applies to floating point specifiers: e, E, f, g, and G).                                                                                            |
| j or z or t | Not supported                                                                                                                                                                                           |

| specifier | Qualifying Input                                                                                                                                                                                                                                 | Type of argument |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| c         | Single character: Reads the next character. If a width different from 1 is specified, the function reads width characters and stores them in the successive locations of the array passed as argument. No null character is appended at the end. | char *           |

| specifier              | Qualifying Input                                                                                                                                                                                                            | Type of argument |
|------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| i                      | Integer: : Number optionally preceded with a + or - sign                                                                                                                                                                    | int *            |
| d                      | Decimal integer: Number optionally preceded with a + or - sign                                                                                                                                                              | int *            |
| a, A, e, E, f, F, g, G | Floating point: Decimal number containing a decimal point, optionally preceded by a + or - sign and optionally followed by the e or E character and a decimal number. Two examples of valid entries are -732.103 and 7.12e4 | float *          |
| o                      | Octal Integer:                                                                                                                                                                                                              | int *            |
| s                      | String of characters. This reads subsequent characters until a white space is found (white space characters are considered to be blank, newline, and tab).                                                                  | char *           |
| u                      | Unsigned decimal integer.                                                                                                                                                                                                   | unsigned int *   |

The debug console has its own printf/scanf/putchar/getchar functions which are defined in the header file.

```
int DbgConsole_Printf(const char *fmt_s, ...);
int DbgConsole_Putchar(int ch);
int DbgConsole_Scanf(char *fmt_ptr, ...);
int DbgConsole_Getchar(void);
```

This utility supports selecting toolchain's printf/scanf or the MCUXpresso SDK printf/scanf.

```
#if SDK_DEBUGCONSOLE == DEBUGCONSOLE_DISABLE /* Disable debug console */
#define PRINTF
#define SCANF
#define PUTCHAR
#define GETCHAR
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_SDK /* Select printf, scanf, putchar, getchar of SDK
 version. */
#define PRINTF DbgConsole_Printf
#define SCANF DbgConsole_Scanf
#define PUTCHAR DbgConsole_Putchar
#define GETCHAR DbgConsole_Getchar
#elif SDK_DEBUGCONSOLE == DEBUGCONSOLE_REDIRECT_TO_TOOLCHAIN /* Select printf, scanf, putchar, getchar of
 toolchain. */
#define PRINTF printf
#define SCANF scanf
#define PUTCHAR putchar
#define GETCHAR getchar
#endif /* SDK_DEBUGCONSOLE */
```

**NOTE:** The macro `SDK_DEBUGCONSOLE_UART` is used to decide whether provide low level IO implementation to toolchain `printf` and `scanf`. For example, within MCUXpresso, if the macro `SDK_DEBUGCONSOLE_UART` is defined, **`sys_write` and `__sys_readc` will be used when `__REDLIB` is defined;** `_write` and `_read` will be used in other cases. If the macro `SDK_DEBUGCONSOLE_UART` is not defined, the semihosting will be used.

#### 4.0.55.3 Typical use case

##### Some examples use the `PUTCHAR` & `GETCHAR` function

```
ch = GETCHAR();
PUTCHAR(ch);
```

##### Some examples use the `PRINTF` function

Statement prints the string format.

```
PRINTF("%s %s\r\n", "Hello", "world!");
```

Statement prints the hexadecimal format/

```
PRINTF("0x%02X hexadecimal number equivalent 255", 255);
```

Statement prints the decimal floating point and unsigned decimal.

```
PRINTF("Execution timer: %s\r\nTime: %u ticks %2.5f milliseconds\r\nDONE\r\n", "1 day", 86400, 86.4);
```

##### Some examples use the `SCANF` function

```
PRINTF("Enter a decimal number: ");
SCANF("%d", &i);
PRINTF("\r\nYou have entered %d.\r\n", i, i);
PRINTF("Enter a hexadecimal number: ");
SCANF("%x", &i);
PRINTF("\r\nYou have entered 0x%X (%d).\r\n", i, i);
```

##### Print out failure messages using MCUXpresso SDK `__assert_func`:

```
void __assert_func(const char *file, int line, const char *func, const char *failedExpr)
{
 PRINTF("ASSERT ERROR \" %s \": file \"%s\" Line \"%d\" function name \"%s\" \n", failedExpr, file
 , line, func);
 for (;;) ;
 {}
}
```



## Note:

To use 'printf' and 'scanf' for GNUC Base, add file 'fsl\_sbrk.c' in path: `..\{package}\devices\{subset}\utilities\fsl-_sbrk.c` to your project.

## Modules

- [SWO](#)
- [Semihosting](#)

## Macros

- #define [DEBUGCONSOLE\\_REDIRECT\\_TO\\_TOOLCHAIN](#) 0U  
*Definition select redirect toolchain printf, scanf to uart or not.*
- #define [DEBUGCONSOLE\\_REDIRECT\\_TO\\_SDK](#) 1U  
*Select SDK version printf, scanf.*
- #define [DEBUGCONSOLE\\_DISABLE](#) 2U  
*Disable debugconsole function.*
- #define [SDK\\_DEBUGCONSOLE](#) 1U  
*Definition to select sdk or toolchain printf, scanf.*
- #define [PRINTF](#) [DbgConsole\\_Printf](#)  
*Definition to select redirect toolchain printf, scanf to uart or not.*

## Typedefs

- typedef void(\* [printfCb](#) )(char \*buf, int32\_t \*indicator, char val, int len)  
*A function pointer which is used when format printf log.*

## Functions

- int [StrFormatPrintf](#) (const char \*fmt, va\_list ap, char \*buf, [printfCb](#) cb)  
*This function outputs its parameters according to a formatted string.*
- int [StrFormatScanf](#) (const char \*line\_ptr, char \*format, va\_list args\_ptr)  
*Converts an input line of ASCII characters based upon a provided string format.*

## Variables

- serial\_handle\_t [g\\_serialHandle](#)  
*serial manager handle*

## Initialization

- [status\\_t](#) [DbgConsole\\_Init](#) (uint8\_t instance, uint32\_t baudRate, [serial\\_port\\_type\\_t](#) device, uint32\_t clkSrcFreq)  
*Initializes the peripheral used for debug messages.*
- [status\\_t](#) [DbgConsole\\_Deinit](#) (void)

- *De-initializes the peripheral used for debug messages.*
- int [DbgConsole\\_Printf](#) (const char \*formatString,...)  
*Writes formatted output to the standard output stream.*
- int [DbgConsole\\_Putchar](#) (int ch)  
*Writes a character to stdout.*
- int [DbgConsole\\_Scanf](#) (char \*formatString,...)  
*Reads formatted data from the standard input stream.*
- int [DbgConsole\\_Getchar](#) (void)  
*Reads a character from standard input.*
- int [DbgConsole\\_BlockingPrintf](#) (const char \*formatString,...)  
*Writes formatted output to the standard output stream with the blocking mode.*
- [status\\_t DbgConsole\\_Flush](#) (void)  
*Debug console flush.*

#### 4.0.55.4 Macro Definition Documentation

##### 4.0.55.4.1 #define DEBUGCONSOLE\_REDIRECT\_TO\_TOOLCHAIN 0U

Select toolchain printf and scanf.

##### 4.0.55.4.2 #define DEBUGCONSOLE\_REDIRECT\_TO\_SDK 1U

##### 4.0.55.4.3 #define DEBUGCONSOLE\_DISABLE 2U

##### 4.0.55.4.4 #define SDK\_DEBUGCONSOLE 1U

The macro only support to be redefined in project setting.

##### 4.0.55.4.5 #define PRINTF DbgConsole\_Printf

if SDK\_DEBUGCONSOLE defined to 0,it represents select toolchain printf, scanf. if SDK\_DEBUGCONSOLE defined to 1,it represents select SDK version printf, scanf. if SDK\_DEBUGCONSOLE defined to 2,it represents disable debugconsole function.

#### 4.0.55.5 Function Documentation

##### 4.0.55.5.1 status\_t DbgConsole\_Init ( uint8\_t instance, uint32\_t baudRate, serial\_port\_type\_t device, uint32\_t clkSrcFreq )

Call this function to enable debug log messages to be output via the specified peripheral initialized by the serial manager module. After this function has returned, stdout and stdin are connected to the selected peripheral.

#### Parameters

|                   |                                                                                                                                                                                                                 |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>instance</i>   | The instance of the module.                                                                                                                                                                                     |
| <i>baudRate</i>   | The desired baud rate in bits per second.                                                                                                                                                                       |
| <i>device</i>     | Low level device type for the debug console, can be one of the following. <ul style="list-style-type: none"><li>• kSerialPort_Uart,</li><li>• kSerialPort_UsbCdc</li><li>• kSerialPort_UsbCdcVirtual.</li></ul> |
| <i>clkSrcFreq</i> | Frequency of peripheral source clock.                                                                                                                                                                           |

#### Returns

Indicates whether initialization was successful or not.

#### Return values

|                        |                        |
|------------------------|------------------------|
| <i>kStatus_Success</i> | Execution successfully |
|------------------------|------------------------|

#### 4.0.55.5.2 status\_t DbgConsole\_Deinit ( void )

Call this function to disable debug log messages to be output via the specified peripheral initialized by the serial manager module.

#### Returns

Indicates whether de-initialization was successful or not.

#### 4.0.55.5.3 int DbgConsole\_Printf ( const char \* formatString, ... )

Call this function to write a formatted output to the standard output stream.

#### Parameters

|                     |                        |
|---------------------|------------------------|
| <i>formatString</i> | Format control string. |
|---------------------|------------------------|

#### Returns

Returns the number of characters printed or a negative value if an error occurs.

#### 4.0.55.5.4 int DbgConsole\_Putchar ( int ch )

Call this function to write a character to stdout.

## Parameters

|           |                          |
|-----------|--------------------------|
| <i>ch</i> | Character to be written. |
|-----------|--------------------------|

## Returns

Returns the character written.

### 4.0.55.5.5 int DbgConsole\_Scanf ( char \* *formatString*, ... )

Call this function to read formatted data from the standard input stream.

## Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function `DbgConsole_TryGetchar` to get the input char.

## Parameters

|                     |                        |
|---------------------|------------------------|
| <i>formatString</i> | Format control string. |
|---------------------|------------------------|

## Returns

Returns the number of fields successfully converted and assigned.

### 4.0.55.5.6 int DbgConsole\_Getchar ( void )

Call this function to read a character from standard input.

## Note

Due the limitation in the BM OSA environment (CPU is blocked in the function, other tasks will not be scheduled), the function cannot be used when the `DEBUG_CONSOLE_TRANSFER_NON_BLOCKING` is set in the BM OSA environment. And an error is returned when the function called in this case. The suggestion is that polling the non-blocking function `DbgConsole_TryGetchar` to get the input char.

## Returns

Returns the character read.

#### 4.0.55.5.7 int DbgConsole\_BlockingPrintf ( const char \* *formatString*, ... )

Call this function to write a formatted output to the standard output stream with the blocking mode. The function will send data with blocking mode no matter the DEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING set or not. The function could be used in system ISR mode with DEBUG\_CONSOLE\_TRANSFER\_NON\_BLOCKING set.

Parameters

|                     |                        |
|---------------------|------------------------|
| <i>formatString</i> | Format control string. |
|---------------------|------------------------|

Returns

Returns the number of characters printed or a negative value if an error occurs.

#### 4.0.55.5.8 status\_t DbgConsole\_Flush ( void )

Call this function to wait the tx buffer empty. If interrupt transfer is using, make sure the global IRQ is enable before call this function This function should be called when 1, before enter power down mode 2, log is required to print to terminal immediately

Returns

Indicates whether wait idle was successful or not.

#### 4.0.55.5.9 int StrFormatPrintf ( const char \* *fmt*, va\_list *ap*, char \* *buf*, printfCb *cb* )

Note

I/O is performed by calling given function pointer using following (\*func\_ptr)(c);

Parameters

|    |            |                           |
|----|------------|---------------------------|
| in | <i>fmt</i> | Format string for printf. |
| in | <i>ap</i>  | Arguments to printf.      |
| in | <i>buf</i> | pointer to the buffer     |

|  |           |                                |
|--|-----------|--------------------------------|
|  | <i>cb</i> | print callbck function pointer |
|--|-----------|--------------------------------|

Returns

Number of characters to be print

#### 4.0.55.5.10 int StrFormatScanf ( const char \* *line\_ptr*, char \* *format*, va\_list *args\_ptr* )

Parameters

|    |                 |                                           |
|----|-----------------|-------------------------------------------|
| in | <i>line_ptr</i> | The input line of ASCII data.             |
| in | <i>format</i>   | Format first points to the format string. |
| in | <i>args_ptr</i> | The list of parameters.                   |

Returns

Number of input items converted and assigned.

Return values

|               |                                   |
|---------------|-----------------------------------|
| <i>IO_EOF</i> | When line_ptr is empty string "". |
|---------------|-----------------------------------|

## 4.0.56 Semihosting

Semihosting is a mechanism for ARM targets to communicate input/output requests from application code to a host computer running a debugger. This mechanism can be used, for example, to enable functions in the C library, such as `printf()` and `scanf()`, to use the screen and keyboard of the host rather than having a screen and keyboard on the target system.

### 4.0.56.1 Guide Semihosting for IAR

**NOTE:** After the setting both "printf" and "scanf" are available for debugging, if you want use PRINTF with semihosting, please make sure the `SDK_DEBUGCONSOLE` is disabled.

#### Step 1: Setting up the environment

1. To set debugger options, choose Project>Options. In the Debugger category, click the Setup tab.
2. Select Run to main and click OK. This ensures that the debug session starts by running the main function.
3. The project is now ready to be built.

#### Step 2: Building the project

1. Compile and link the project by choosing Project>Make or F7.
2. Alternatively, click the Make button on the tool bar. The Make command compiles and links those files that have been modified.

#### Step 3: Starting semihosting

1. Choose "Semihosting\_IAR" project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via semihosting.
1. Make sure the `SDK_DEBUGCONSOLE_UART` is not defined, remove the default definition in `fsl_debug_console.h`.
1. Start the project by choosing Project>Download and Debug.
2. Choose View>Terminal I/O to display the output from the I/O operations.

### 4.0.56.2 Guide Semihosting for Keil µVision

**NOTE:** Semihosting is not support by MDK-ARM, use the retargeting functionality of MDK-ARM instead.

### 4.0.56.3 Guide Semihosting for MCUXpresso IDE

#### Step 1: Setting up the environment

1. To set debugger options, choose Project>Properties. select the setting category.
2. Select Tool Settings, unfold MCU C Compile.
3. Select Preprocessor item.
4. Set SDK\_DEBUGCONSOLE=0, if set SDK\_DEBUGCONSOLE=1, the log will be redirect to the UART.

#### Step 2: Building the project

1. Compile and link the project.

#### Step 3: Starting semihosting

1. Download and debug the project.
2. When the project runs successfully, the result can be seen in the Console window.

Semihosting can also be selected through the "Quick settings" menu in the left bottom window, Quick settings->SDK Debug Console->Semihost console.

### 4.0.56.4 Guide Semihosting for ARMGCC

#### Step 1: Setting up the environment

1. Turn on "J-LINK GDB Server" -> Select suitable "Target device" -> "OK".
2. Turn on "PuTTY". Set up as follows.
  - "Host Name (or IP address)" : localhost
  - "Port" :2333
  - "Connection type" : Telet.
  - Click "Open".
3. Increase "Heap/Stack" for GCC to 0x2000:

#### Add to "CMakeLists.txt"

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}
--defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --
defsym=__stack_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_DEBUG "${CMAKE_EXE_LINKER_FLAGS_DEBUG} --
defsym=__heap_size__=0x2000")
```

```
SET(CMAKE_EXE_LINKER_FLAGS_RELEASE "${CMAKE_EXE_LINKER_FLAGS_RELEASE}
--defsym=__heap_size__=0x2000")
```



## Step 2: Building the project

1. Change "CMakeLists.txt":

**Change** "SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE} -specs=nano.specs")"

**to** "SET(CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE "\${CMAKE\_EXE\_LINKER\_FLAGS\_RELEASE} -specs=rdimon.specs")"

**Replace paragraph**

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -fno-common")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -ffunction-sections")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -fdata-sections")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -ffreestanding")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -fno-builtin")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -mthumb")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -mapcs")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -Xlinker")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} --gc-sections")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -Xlinker")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -static")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -Xlinker")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -z")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} -Xlinker")

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} muldefs")

**To**

SET(CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG "\${CMAKE\_EXE\_LINKER\_FLAGS\_DEBUG} --specs=rdimon.specs ")

**Remove**

target\_link\_libraries(semihosting\_ARMGCC.elf debug nosys)

2. Run "build\_debug.bat" to build project

### Step 3: Starting semihosting

- (a) Download the image and set as follows.

```
cd D:\mcu-sdk-2.0-origin\boards\twrk64f120m\driver_examples\semihosting\armgcc\debug
d:
C:\PROGRA~2\GNUTOO~1\4BD65~1.920\bin\arm-none-eabi-gdb.exe
target remote localhost:2331
monitor reset
monitor semihosting enable
monitor semihosting thumbSWI 0xAB
monitor semihosting IOClient 1
monitor flash device = MK64FN1M0xxx12
load semihosting_ARMGCC.elf
monitor reg pc = (0x00000004)
monitor reg sp = (0x00000000)
continue
```

- (b) After the setting, press "enter". The PuTTY window now shows the printf() output.

## 4.0.57 SWO

Serial wire output is a mechanism for ARM targets to output signal from core through a single pin. Some IDEs also support SWO, such IAR and KEIL, both input and output are supported, see below for details.

### 4.0.57.1 Guide SWO for SDK

**NOTE:** After the setting both "printf" and "PRINTF" are available for debugging, JlinkSWOViewer can be used to capture the output log.

#### Step 1: Setting up the environment

1. Define SERIAL\_PORT\_TYPE\_SWO in your project settings.
2. Prepare code, the port and baudrate can be decided by application, clkSrcFreq should be mcu core clock frequency:

```
DbgConsole_Init(instance, baudRate, kSerialPort_Swo, clkSrcFreq);
```

3. Use PRINTF or printf to print some thing in application.

#### Step 2: Building the project

#### Step 3: Download and run project

### 4.0.57.2 Guide SWO for IAR

**NOTE:** After the setting both "printf" and "scanf" are available for debugging.

#### Step 1: Setting up the environment

1. Choose project -> "Options" -> "Debugger" -> "J-Link/J-Trace".
2. Choose tab "J-Link/J-Trace" -> "Connection" tab -> "SWD".
3. Choose tab "General Options" -> "Library Configurations", select Semihosted, select Via SWO.
4. To configure the hardware's generation of trace data, click the SWO Configuration button available in the SWO Configuration dialog box. The value of the CPU clock option must reflect the frequency of the CPU clock speed at which the application executes. Note also that the settings you make are preserved between debug sessions. To decrease the amount of transmissions on the communication channel, you can disable the Timestamp option. Alternatively, set a lower rate for PC Sampling or use a higher SWO clock frequency.
5. Open the SWO Trace window from J-LINK, and click the Activate button to enable trace data collection.
6. There are three cases for this SDK\_DEBUGCONSOLE\_UART whether or not defined. a: if use uppercase PRINTF to output log, The SDK\_DEBUGCONSOLE\_UART defined or not defined will not effect debug function. b: if use lowercase printf to output log and defined SDK\_DEBUGCONSOLE\_UART to zero, then debug function ok. c: if use lowercase printf to output log and defined SDK\_DEBUGCONSOLE\_UART to one, then debug function ok.

**NOTE:** Case a or c only apply at example which enable swo function,the SDK\_DEBUGCONSOLE\_UART definition in fsl\_debug\_console.h. For case a and c, Do and not do the above third step will be not affect function.

1. Start the project by choosing Project>Download and Debug.

### **Step 2: Building the project**

### **Step 3: Starting swo**

1. Download and debug application.
2. Choose View -> Terminal I/O to display the output from the I/O operations.
3. Run application.

## **4.0.57.3 Guide SWO for Keil $\mu$ Vision**

**NOTE:** After the setting both "printf" and "scanf" are available for debugging.

### **Step 1: Setting up the environment**

1. There are three cases for this SDK\_DEBUGCONSOLE\_UART whether or not defined. a: if use uppercase PRINTF to output log,the SDK\_DEBUGCONSOLE\_UART definition does not affect the functionality and skip the second step directly. b: if use lowercase printf to output log and defined SDK\_DEBUGCONSOLE\_UART to zero,then start the second step. c: if use lowercase printf to output log and defined SDK\_DEBUGCONSOLE\_UART to one,then skip the second step directly.

**NOTE:** Case a or c only apply at example which enable swo function,the SDK\_DEBUGCONSOLE\_UART definition in fsl\_debug\_console.h.

1. In menu bar, click Management Run-Time Environment icon, select Compiler, unfold I/O, enable STDERR/STDIN/STDOUT and set the variant to ITM.
2. Open Project>Options for target or using Alt+F7 or click.
3. Select "Debug" tab, select "J-Link/J-Trace Cortex" and click "Setting button".
4. Select "Debug" tab and choose Port:SW, then select "Trace" tab, choose "Enable" and click O-K, please make sure the Core clock is set correctly, enable autodetect max SWO clk, enable ITM Stimulus Ports 0.

### **Step 3: Building the project**

1. Compile and link the project by choosing Project>Build Target or using F7.

### **Step 4: Run the project**

1. Choose "Debug" on menu bar or Ctrl F5.
2. In menu bar, choose "Serial Window" and click to "Debug (printf) Viewer".
3. Run line by line to see result in Console Window.



#### **4.0.57.4 Guide SWO for MCUXpresso IDE**

**NOTE:** MCUX support SWO for LPC-Link2 debug probe only.

#### **4.0.57.5 Guide SWO for ARMGCC**

**NOTE:** ARMGCC has no library support SWO.

## 4.0.58 Notification Framework

### 4.0.58.1 Overview

This section describes the programming interface of the Notifier driver.

### 4.0.58.2 Notifier Overview

The Notifier provides a configuration dynamic change service. Based on this service, applications can switch between pre-defined configurations. The Notifier enables drivers and applications to register callback functions to this framework. Each time that the configuration is changed, drivers and applications receive a notification and change their settings. To simplify, the Notifier only supports the static callback registration. This means that, for applications, all callback functions are collected into a static table and passed to the Notifier.

These are the steps for the configuration transition.

1. Before configuration transition, the Notifier sends a "BEFORE" message to the callback table. When this message is received, IP drivers should check whether any current processes can be stopped and stop them. If the processes cannot be stopped, the callback function returns an error.  
The Notifier supports two types of transition policies, a graceful policy and a forceful policy. When the graceful policy is used, if some callbacks return an error while sending a "BEFORE" message, the configuration transition stops and the Notifier sends a "RECOVER" message to all drivers that have stopped. Then, these drivers can recover the previous status and continue to work. When the forceful policy is used, drivers are stopped forcefully.
2. After the "BEFORE" message is processed successfully, the system switches to the new configuration.
3. After the configuration changes, the Notifier sends an "AFTER" message to the callback table to notify drivers that the configuration transition is finished.

This example shows how to use the Notifier in the Power Manager application.

```
#include "fsl_notifier.h"

// Definition of the Power Manager callback.
status_t callback0(notifier_notification_block_t *notify, void *data)
{
 status_t ret = kStatus_Success;

 ...
 ...
 ...

 return ret;
}

// Definition of the Power Manager user function.
status_t APP_PowerModeSwitch(notifier_user_config_t *targetConfig, void *
 userData)
{
 ...
 ...
 ...
}
```

```

}
...
...
...
...
// Main function.
int main(void)
{
 // Define a notifier handle.
 notifier_handle_t powerModeHandle;

 // Callback configuration.
 user_callback_data_t callbackData0;

 notifier_callback_config_t callbackCfg0 = {callback0,
 kNOTIFIER_CallbackBeforeAfter,
 (void *)&callbackData0};

 notifier_callback_config_t callbacks[] = {callbackCfg0};

 // Power mode configurations.
 power_user_config_t vlprConfig;
 power_user_config_t stopConfig;

 notifier_user_config_t *powerConfigs[] = {&vlprConfig, &stopConfig};

 // Definition of a transition to and out the power modes.
 vlprConfig.mode = kAPP_PowerModeVlpr;
 vlprConfig.enableLowPowerWakeUpOnInterrupt = false;

 stopConfig = vlprConfig;
 stopConfig.mode = kAPP_PowerModeStop;

 // Create Notifier handle.
 NOTIFIER_CreateHandle(&powerModeHandle, powerConfigs, 2U, callbacks, 1U,
 APP_PowerModeSwitch, NULL);
 ...
 ...
 // Power mode switch.
 NOTIFIER_switchConfig(&powerModeHandle, targetConfigIndex,
 kNOTIFIER_PolicyAgreement);
}

```

## Data Structures

- struct [notifier\\_notification\\_block\\_t](#)  
notification block passed to the registered callback function. [More...](#)
- struct [notifier\\_callback\\_config\\_t](#)  
Callback configuration structure. [More...](#)
- struct [notifier\\_handle\\_t](#)  
Notifier handle structure. [More...](#)

## Typedefs

- typedef void [notifier\\_user\\_config\\_t](#)  
Notifier user configuration type.
- typedef [status\\_t](#)(\* [notifier\\_user\\_function\\_t](#))([notifier\\_user\\_config\\_t](#) \*targetConfig, void \*userData)  
Notifier user function prototype Use this function to execute specific operations in configuration switch.
- typedef [status\\_t](#)(\* [notifier\\_callback\\_t](#))([notifier\\_notification\\_block\\_t](#) \*notify, void \*data)

*Callback prototype.*

## Enumerations

- enum `_notifier_status` {  
    `kStatus_NOTIFIER_ErrorNotificationBefore`,  
    `kStatus_NOTIFIER_ErrorNotificationAfter` }

*Notifier error codes.*

- enum `notifier_policy_t` {  
    `kNOTIFIER_PolicyAgreement`,  
    `kNOTIFIER_PolicyForcible` }

*Notifier policies.*

- enum `notifier_notification_type_t` {  
    `kNOTIFIER_NotifyRecover` = 0x00U,  
    `kNOTIFIER_NotifyBefore` = 0x01U,  
    `kNOTIFIER_NotifyAfter` = 0x02U }

*Notification type.*

- enum `notifier_callback_type_t` {  
    `kNOTIFIER_CallbackBefore` = 0x01U,  
    `kNOTIFIER_CallbackAfter` = 0x02U,  
    `kNOTIFIER_CallbackBeforeAfter` = 0x03U }

*The callback type, which indicates kinds of notification the callback handles.*

## Functions

- `status_t NOTIFIER_CreateHandle` (`notifier_handle_t` \*notifierHandle, `notifier_user_config_t` \*\*configs, `uint8_t` configsNumber, `notifier_callback_config_t` \*callbacks, `uint8_t` callbacksNumber, `notifier_user_function_t` userFunction, `void` \*userData)

*Creates a Notifier handle.*

- `status_t NOTIFIER_SwitchConfig` (`notifier_handle_t` \*notifierHandle, `uint8_t` configIndex, `notifier_policy_t` policy)

*Switches the configuration according to a pre-defined structure.*

- `uint8_t NOTIFIER_GetErrorCallbackIndex` (`notifier_handle_t` \*notifierHandle)

*This function returns the last failed notification callback.*

### 4.0.58.3 Data Structure Documentation

#### 4.0.58.3.1 struct `notifier_notification_block_t`

##### Data Fields

- `notifier_user_config_t` \*targetConfig  
*Pointer to target configuration.*
- `notifier_policy_t` policy  
*Configure transition policy.*
- `notifier_notification_type_t` notifyType



*Configure notification type.*

#### 4.0.58.3.1.1 Field Documentation

4.0.58.3.1.1.1 `notifier_user_config_t* notifier_notification_block_t::targetConfig`

4.0.58.3.1.1.2 `notifier_policy_t notifier_notification_block_t::policy`

4.0.58.3.1.1.3 `notifier_notification_type_t notifier_notification_block_t::notifyType`

#### 4.0.58.3.2 struct `notifier_callback_config_t`

This structure holds the configuration of callbacks. Callbacks of this type are expected to be statically allocated. This structure contains the following application-defined data. `callback` - pointer to the callback function `callbackType` - specifies when the callback is called `callbackData` - pointer to the data passed to the callback.

##### Data Fields

- `notifier_callback_t callback`  
*Pointer to the callback function.*
- `notifier_callback_type_t callbackType`  
*Callback type.*
- `void * callbackData`  
*Pointer to the data passed to the callback.*

#### 4.0.58.3.2.1 Field Documentation

4.0.58.3.2.1.1 `notifier_callback_t notifier_callback_config_t::callback`

4.0.58.3.2.1.2 `notifier_callback_type_t notifier_callback_config_t::callbackType`

4.0.58.3.2.1.3 `void* notifier_callback_config_t::callbackData`

#### 4.0.58.3.3 struct `notifier_handle_t`

Notifier handle structure. Contains data necessary for the Notifier proper function. Stores references to registered configurations, callbacks, information about their numbers, user function, user data, and other internal data. `NOTIFIER_CreateHandle()` must be called to initialize this handle.

##### Data Fields

- `notifier_user_config_t ** configsTable`  
*Pointer to configure table.*
- `uint8_t configsNumber`  
*Number of configurations.*
- `notifier_callback_config_t * callbacksTable`  
*Pointer to callback table.*
- `uint8_t callbacksNumber`

- *Maximum number of callback configurations.*  
uint8\_t [errorCallbackIndex](#)
- *Index of callback returns error.*  
uint8\_t [currentConfigIndex](#)
- *Index of current configuration.*  
[notifier\\_user\\_function\\_t](#) [userFunction](#)
- *User function.*  
void \* [userData](#)
- *User data passed to user function.*

#### 4.0.58.3.3.1 Field Documentation

4.0.58.3.3.1.1 [notifier\\_user\\_config\\_t](#)\*\* [notifier\\_handle\\_t::configsTable](#)

4.0.58.3.3.1.2 uint8\_t [notifier\\_handle\\_t::configsNumber](#)

4.0.58.3.3.1.3 [notifier\\_callback\\_config\\_t](#)\* [notifier\\_handle\\_t::callbacksTable](#)

4.0.58.3.3.1.4 uint8\_t [notifier\\_handle\\_t::callbacksNumber](#)

4.0.58.3.3.1.5 uint8\_t [notifier\\_handle\\_t::errorCallbackIndex](#)

4.0.58.3.3.1.6 uint8\_t [notifier\\_handle\\_t::currentConfigIndex](#)

4.0.58.3.3.1.7 [notifier\\_user\\_function\\_t](#) [notifier\\_handle\\_t::userFunction](#)

4.0.58.3.3.1.8 void\* [notifier\\_handle\\_t::userData](#)

#### 4.0.58.4 Typedef Documentation

4.0.58.4.1 **typedef void [notifier\\_user\\_config\\_t](#)**

Reference of the user defined configuration is stored in an array; the notifier switches between these configurations based on this array.

4.0.58.4.2 **typedef status\_t(\* [notifier\\_user\\_function\\_t](#))([notifier\\_user\\_config\\_t](#) \*[targetConfig](#), void \*[userData](#))**

Before and after this function execution, different notification is sent to registered callbacks. If this function returns any error code, [NOTIFIER\\_SwitchConfig\(\)](#) exits.

Parameters

---

|                     |                                                        |
|---------------------|--------------------------------------------------------|
| <i>targetConfig</i> | target Configuration.                                  |
| <i>userData</i>     | Refers to other specific data passed to user function. |

Returns

An error code or `kStatus_Success`.

#### 4.0.58.4.3 **typedef status\_t(\* notifier\_callback\_t)(notifier\_notification\_block\_t \*notify, void \*data)**

Declaration of a callback. It is common for registered callbacks. Reference to function of this type is part of the `notifier_callback_config_t` callback configuration structure. Depending on callback type, function of this prototype is called (see `NOTIFIER_SwitchConfig()`) before configuration switch, after it or in both use cases to notify about the switch progress (see `notifier_callback_type_t`). When called, the type of the notification is passed as a parameter along with the reference to the target configuration structure (see `notifier_notification_block_t`) and any data passed during the callback registration. When notified before the configuration switch, depending on the configuration switch policy (see `notifier_policy_t`), the callback may deny the execution of the user function by returning an error code different than `kStatus_Success` (see `NOTIFIER_SwitchConfig()`).

Parameters

|               |                                                                                                                                                            |
|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>notify</i> | Notification block.                                                                                                                                        |
| <i>data</i>   | Callback data. Refers to the data passed during callback registration. Intended to pass any driver or application data such as internal state information. |

Returns

An error code or `kStatus_Success`.

### 4.0.58.5 Enumeration Type Documentation

#### 4.0.58.5.1 **enum \_notifier\_status**

Used as return value of Notifier functions.

Enumerator

***kStatus\_NOTIFIER\_ErrorNotificationBefore*** An error occurs during send "BEFORE" notification.

***kStatus\_NOTIFIER\_ErrorNotificationAfter*** An error occurs during send "AFTER" notification.

#### 4.0.58.5.2 enum notifier\_policy\_t

Defines whether the user function execution is forced or not. For `kNOTIFIER_PolicyForcible`, the user function is executed regardless of the callback results, while `kNOTIFIER_PolicyAgreement` policy is used to exit `NOTIFIER_SwitchConfig()` when any of the callbacks returns error code. See also `NOTIFIER_SwitchConfig()` description.

Enumerator

***kNOTIFIER\_PolicyAgreement*** `NOTIFIER_SwitchConfig()` method is exited when any of the callbacks returns error code.

***kNOTIFIER\_PolicyForcible*** The user function is executed regardless of the results.

#### 4.0.58.5.3 enum notifier\_notification\_type\_t

Used to notify registered callbacks

Enumerator

***kNOTIFIER\_NotifyRecover*** Notify IP to recover to previous work state.

***kNOTIFIER\_NotifyBefore*** Notify IP that configuration setting is going to change.

***kNOTIFIER\_NotifyAfter*** Notify IP that configuration setting has been changed.

#### 4.0.58.5.4 enum notifier\_callback\_type\_t

Used in the callback configuration structure (`notifier_callback_config_t`) to specify when the registered callback is called during configuration switch initiated by the `NOTIFIER_SwitchConfig()`. Callback can be invoked in following situations.

- Before the configuration switch (Callback return value can affect `NOTIFIER_SwitchConfig()` execution. See the `NOTIFIER_SwitchConfig()` and `notifier_policy_t` documentation).
- After an unsuccessful attempt to switch configuration
- After a successful configuration switch

Enumerator

***kNOTIFIER\_CallbackBefore*** Callback handles BEFORE notification.

***kNOTIFIER\_CallbackAfter*** Callback handles AFTER notification.

***kNOTIFIER\_CallbackBeforeAfter*** Callback handles BEFORE and AFTER notification.

### 4.0.58.6 Function Documentation

**4.0.58.6.1** `status_t NOTIFIER_CreateHandle ( notifier_handle_t * notifierHandle,  
notifier_user_config_t ** configs, uint8_t configsNumber, notifier_callback_config_t *  
callbacks, uint8_t callbacksNumber, notifier_user_function_t userFunction, void *  
userData )`

## Parameters

|                         |                                                                                                                                         |
|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| <i>notifierHandle</i>   | A pointer to the notifier handle.                                                                                                       |
| <i>configs</i>          | A pointer to an array with references to all configurations which is handled by the Notifier.                                           |
| <i>configsNumber</i>    | Number of configurations. Size of the configuration array.                                                                              |
| <i>callbacks</i>        | A pointer to an array of callback configurations. If there are no callbacks to register during Notifier initialization, use NULL value. |
| <i>callbacks-Number</i> | Number of registered callbacks. Size of the callbacks array.                                                                            |
| <i>userFunction</i>     | User function.                                                                                                                          |
| <i>userData</i>         | User data passed to user function.                                                                                                      |

## Returns

An error Code or kStatus\_Success.

### 4.0.58.6.2 **status\_t NOTIFIER\_SwitchConfig ( notifier\_handle\_t \* *notifierHandle*, uint8\_t *configIndex*, notifier\_policy\_t *policy* )**

This function sets the system to the target configuration. Before transition, the Notifier sends notifications to all callbacks registered to the callback table. Callbacks are invoked in the following order: All registered callbacks are notified ordered by index in the callbacks array. The same order is used for before and after switch notifications. The notifications before the configuration switch can be used to obtain confirmation about the change from registered callbacks. If any registered callback denies the configuration change, further execution of this function depends on the notifier policy: the configuration change is either forced (kNOTIFIER\_PolicyForcible) or exited (kNOTIFIER\_PolicyAgreement). When configuration change is forced, the result of the before switch notifications are ignored. If an agreement is required, if any callback returns an error code, further notifications before switch notifications are cancelled and all already notified callbacks are re-invoked. The index of the callback which returned error code during pre-switch notifications is stored (any error codes during callbacks re-invocation are ignored) and NOTIFIER\_GetErrorCallback() can be used to get it. Regardless of the policies, if any callback returns an error code, an error code indicating in which phase the error occurred is returned when [NOTIFIER\\_SwitchConfig\(\)](#) exits.

## Parameters

|                       |                                                                            |
|-----------------------|----------------------------------------------------------------------------|
| <i>notifierHandle</i> | pointer to notifier handle                                                 |
| <i>configIndex</i>    | Index of the target configuration.                                         |
| <i>policy</i>         | Transaction policy, kNOTIFIER_PolicyAgreement or kNOTIFIER_PolicyForcible. |

Returns

An error code or kStatus\_Success.

#### 4.0.58.6.3 uint8\_t NOTIFIER\_GetErrorCallbackIndex ( notifier\_handle\_t \* *notifierHandle* )

This function returns an index of the last callback that failed during the configuration switch while the last [NOTIFIER\\_SwitchConfig\(\)](#) was called. If the last [NOTIFIER\\_SwitchConfig\(\)](#) call ended successfully value equal to callbacks number is returned. The returned value represents an index in the array of static call-backs.

Parameters

|                       |                                |
|-----------------------|--------------------------------|
| <i>notifierHandle</i> | Pointer to the notifier handle |
|-----------------------|--------------------------------|

Returns

Callback Index of the last failed callback or value equal to callbacks count.

## 4.0.59 Shell

### 4.0.59.1 Overview

This section describes the programming interface of the Shell middleware.

Shell controls MCUs by commands via the specified communication peripheral based on the debug console driver.

### 4.0.59.2 Function groups

#### 4.0.59.2.1 Initialization

To initialize the Shell middleware, call the [SHELL\\_Init\(\)](#) function with these parameters. This function automatically enables the middleware.

```
shell_status_t SHELL_Init(shell_handle_t shellHandle, serial_handle_t
 serialHandle, char *prompt);
```

Then, after the initialization was successful, call a command to control MCUs.

This example shows how to call the [SHELL\\_Init\(\)](#) given the user configuration structure.

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");
```

#### 4.0.59.2.2 Advanced Feature

- Support to get a character from standard input devices.

```
static shell_status_t SHELL_GetChar(shell_context_handle_t *shellContextHandle, uint8_t *ch);
```

| Commands | Description                       |
|----------|-----------------------------------|
| help     | List all the registered commands. |
| exit     | Exit program.                     |

#### 4.0.59.2.3 Shell Operation

```
SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");
SHELL_Task((s_shellHandle);
```

### Data Structures

- struct [shell\\_command\\_t](#)  
User command data configuration structure. [More...](#)

## Macros

- #define [SHELL\\_NON\\_BLOCKING\\_MODE](#) SERIAL\_MANAGER\_NON\_BLOCKING\_MODE  
*Whether use non-blocking mode.*
- #define [SHELL\\_AUTO\\_COMPLETE](#) (1U)  
*Macro to set on/off auto-complete feature.*
- #define [SHELL\\_BUFFER\\_SIZE](#) (64U)  
*Macro to set console buffer size.*
- #define [SHELL\\_MAX\\_ARGS](#) (8U)  
*Macro to set maximum arguments in command.*
- #define [SHELL\\_HISTORY\\_COUNT](#) (3U)  
*Macro to set maximum count of history commands.*
- #define [SHELL\\_IGNORE\\_PARAMETER\\_COUNT](#) (0xFF)  
*Macro to bypass arguments check.*
- #define [SHELL\\_HANDLE\\_SIZE](#) (520U)  
*The handle size of the shell module.*
- #define [SHELL\\_COMMAND\\_DEFINE](#)(command, descriptor, callback, paramCount)  
*Defines the shell command structure.*
- #define [SHELL\\_COMMAND](#)(command) &g\_shellCommand##command  
*Gets the shell command pointer.*

## Typedefs

- typedef void \* [shell\\_handle\\_t](#)  
*The handle of the shell module.*
- typedef [shell\\_status\\_t](#)(\* [cmd\\_function\\_t](#) )([shell\\_handle\\_t](#) shellHandle, int32\_t argc, char \*\*argv)  
*User command function prototype.*

## Enumerations

- enum [shell\\_status\\_t](#) {  
    [kStatus\\_SHELL\\_Success](#) = kStatus\_Success,  
    [kStatus\\_SHELL\\_Error](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 1),  
    [kStatus\\_SHELL\\_OpenWriteHandleFailed](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 2),  
    [kStatus\\_SHELL\\_OpenReadHandleFailed](#) = MAKE\_STATUS(kStatusGroup\_SHELL, 3) }

## Shell functional operation

- [shell\\_status\\_t](#) [SHELL\\_Init](#) ([shell\\_handle\\_t](#) shellHandle, [serial\\_handle\\_t](#) serialHandle, char \*prompt)  
*Initializes the shell module.*
- [shell\\_status\\_t](#) [SHELL\\_RegisterCommand](#) ([shell\\_handle\\_t](#) shellHandle, [shell\\_command\\_t](#) \*shellCommand)  
*Registers the shell command.*
- [shell\\_status\\_t](#) [SHELL\\_UnregisterCommand](#) ([shell\\_command\\_t](#) \*shellCommand)  
*Unregisters the shell command.*
- [shell\\_status\\_t](#) [SHELL\\_Write](#) ([shell\\_handle\\_t](#) shellHandle, char \*buffer, uint32\_t length)  
*Sends data to the shell output stream.*



- int [SHELL\\_Printf](#) ([shell\\_handle\\_t](#) shellHandle, const char \*formatString,...)  
*Writes formatted output to the shell output stream.*
- void [SHELL\\_Task](#) ([shell\\_handle\\_t](#) shellHandle)  
*The task function for Shell.*

### 4.0.59.3 Data Structure Documentation

#### 4.0.59.3.1 struct shell\_command\_t

##### Data Fields

- const char \* [pcCommand](#)  
*The command that is executed.*
- char \* [pcHelpString](#)  
*String that describes how to use the command.*
- const [cmd\\_function\\_t](#) [pFuncCallBack](#)  
*A pointer to the callback function that returns the output generated by the command.*
- uint8\_t [cExpectedNumberOfParameters](#)  
*Commands expect a fixed number of parameters, which may be zero.*
- [list\\_element\\_t](#) [link](#)  
*link of the element*

##### 4.0.59.3.1.1 Field Documentation

###### 4.0.59.3.1.1.1 const char\* shell\_command\_t::pcCommand

For example "help". It must be all lower case.

###### 4.0.59.3.1.1.2 char\* shell\_command\_t::pcHelpString

It should start with the command itself, and end with "\r\n". For example "help: Returns a list of all the commands\r\n".

4.0.59.3.1.1.3 **const cmd\_function\_t shell\_command\_t::pFuncCallBack**

4.0.59.3.1.1.4 **uint8\_t shell\_command\_t::cExpectedNumberOfParameters**

#### 4.0.59.4 Macro Definition Documentation

4.0.59.4.1 **#define SHELL\_NON\_BLOCKING\_MODE SERIAL\_MANAGER\_NON\_BLOCKING\_MODE**

4.0.59.4.2 **#define SHELL\_AUTO\_COMPLETE (1U)**

4.0.59.4.3 **#define SHELL\_BUFFER\_SIZE (64U)**

4.0.59.4.4 **#define SHELL\_MAX\_ARGS (8U)**

4.0.59.4.5 **#define SHELL\_HISTORY\_COUNT (3U)**

4.0.59.4.6 **#define SHELL\_HANDLE\_SIZE (520U)**

It is the sum of the SHELL\_HISTORY\_COUNT \* SHELL\_BUFFER\_SIZE + SHELL\_BUFFER\_SIZE + SERIAL\_MANAGER\_READ\_HANDLE\_SIZE + SERIAL\_MANAGER\_WRITE\_HANDLE\_SIZE

4.0.59.4.7 **#define SHELL\_COMMAND\_DEFINE( *command*, *descriptor*, *callback*, *paramCount* )**

#### Value:

```
\
 shell_command_t g_shellCommand##command = {
 (#command), (descriptor), (callback), (paramCount), {0},
 }
\
```

This macro is used to define the shell command structure [shell\\_command\\_t](#). And then uses the macro SHELL\_COMMAND to get the command structure pointer. The macro should not be used in any function.

This is a example,

```
* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*
```

#### Parameters

---

|                   |                                                                                                                              |
|-------------------|------------------------------------------------------------------------------------------------------------------------------|
| <i>command</i>    | The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read". |
| <i>descriptor</i> | The description of the command is used for showing the command usage when "help" is typing.                                  |
| <i>callback</i>   | The callback of the command is used to handle the command line when the input command is matched.                            |
| <i>paramCount</i> | The max parameter count of the current command.                                                                              |

#### 4.0.59.4.8 #define SHELL\_COMMAND( *command* ) &g\_shellCommand##command

This macro is used to get the shell command pointer. The macro should not be used before the macro SHELL\_COMMAND\_DEFINE is used.

Parameters

|                |                                                                                                                              |
|----------------|------------------------------------------------------------------------------------------------------------------------------|
| <i>command</i> | The command string of the command. The double quotes do not need. Such as exit for "exit", help for "Help", read for "read". |
|----------------|------------------------------------------------------------------------------------------------------------------------------|

### 4.0.59.5 Typedef Documentation

#### 4.0.59.5.1 typedef shell\_status\_t(\* cmd\_function\_t)(shell\_handle\_t shellHandle, int32\_t argc, char \*\*argv)

### 4.0.59.6 Enumeration Type Documentation

#### 4.0.59.6.1 enum shell\_status\_t

Enumerator

*kStatus\_SHELL\_Success* Success.  
*kStatus\_SHELL\_Error* Failed.  
*kStatus\_SHELL\_OpenWriteHandleFailed* Open write handle failed.  
*kStatus\_SHELL\_OpenReadHandleFailed* Open read handle failed.

### 4.0.59.7 Function Documentation

#### 4.0.59.7.1 shell\_status\_t SHELL\_Init ( shell\_handle\_t *shellHandle*, serial\_handle\_t *serialHandle*, char \* *prompt* )

This function must be called before calling all other Shell functions. Call operation the Shell commands with user-defined settings. The example below shows how to set up the Shell and how to call the SHELL\_Init function by passing in these parameters. This is an example.

```

* static uint8_t s_shellHandleBuffer[SHELL_HANDLE_SIZE];
* static shell_handle_t s_shellHandle = &s_shellHandleBuffer[0];
* SHELL_Init(s_shellHandle, s_serialHandle, "Test@SHELL>");
*

```

#### Parameters

|                     |                                                                                                       |
|---------------------|-------------------------------------------------------------------------------------------------------|
| <i>shellHandle</i>  | Pointer to point to a memory space of size <a href="#">SHELL_HANDLE_SIZE</a> allocated by the caller. |
| <i>serialHandle</i> | The serial manager module handle pointer.                                                             |
| <i>prompt</i>       | The string prompt pointer of Shell. Only the global variable can be passed.                           |

#### Return values

|                                             |                                                  |
|---------------------------------------------|--------------------------------------------------|
| <i>kStatus_SHELL_Success</i>                | The shell initialization succeed.                |
| <i>kStatus_SHELL_Error</i>                  | An error occurred when the shell is initialized. |
| <i>kStatus_SHELL_Open-WriteHandleFailed</i> | Open the write handle failed.                    |
| <i>kStatus_SHELL_Open-ReadHandleFailed</i>  | Open the read handle failed.                     |

#### 4.0.59.7.2 shell\_status\_t SHELL\_RegisterCommand ( shell\_handle\_t *shellHandle*, shell\_command\_t \* *shellCommand* )

This function is used to register the shell command by using the command configuration #shell\_command\_config\_t. This is a example,

```

* SHELL_COMMAND_DEFINE(exit, "\r\n\"exit\": Exit program\r\n", SHELL_ExitCommand, 0);
* SHELL_RegisterCommand(s_shellHandle, SHELL_COMMAND(exit));
*

```

#### Parameters

|                    |                                  |
|--------------------|----------------------------------|
| <i>shellHandle</i> | The shell module handle pointer. |
| <i>command</i>     | The command element.             |

#### Return values

|                              |                                    |
|------------------------------|------------------------------------|
| <i>kStatus_SHELL_Success</i> | Successfully register the command. |
| <i>kStatus_SHELL_Error</i>   | An error occurred.                 |

#### 4.0.59.7.3 **shell\_status\_t SHELL\_UnregisterCommand ( shell\_command\_t \* *shellCommand* )**

This function is used to unregister the shell command.

Parameters

|                |                      |
|----------------|----------------------|
| <i>command</i> | The command element. |
|----------------|----------------------|

Return values

|                              |                                      |
|------------------------------|--------------------------------------|
| <i>kStatus_SHELL_Success</i> | Successfully unregister the command. |
|------------------------------|--------------------------------------|

#### 4.0.59.7.4 **shell\_status\_t SHELL\_Write ( shell\_handle\_t *shellHandle*, char \* *buffer*, uint32\_t *length* )**

This function is used to send data to the shell output stream.

Parameters

|                    |                                     |
|--------------------|-------------------------------------|
| <i>shellHandle</i> | The shell module handle pointer.    |
| <i>buffer</i>      | Start address of the data to write. |
| <i>length</i>      | Length of the data to write.        |

Return values

|                              |                         |
|------------------------------|-------------------------|
| <i>kStatus_SHELL_Success</i> | Successfully send data. |
| <i>kStatus_SHELL_Error</i>   | An error occurred.      |

#### 4.0.59.7.5 **int SHELL\_Printf ( shell\_handle\_t *shellHandle*, const char \* *formatString*, ... )**

Call this function to write a formatted output to the shell output stream.

Parameters

|                     |                                  |
|---------------------|----------------------------------|
| <i>shellHandle</i>  | The shell module handle pointer. |
| <i>formatString</i> | Format string.                   |

#### Returns

Returns the number of characters printed or a negative value if an error occurs.

#### 4.0.59.7.6 void SHELL\_Task ( shell\_handle\_t *shellHandle* )

The task function for Shell; The function should be polled by upper layer. This function does not return until Shell command exit was called.

#### Parameters

|                    |                                  |
|--------------------|----------------------------------|
| <i>shellHandle</i> | The shell module handle pointer. |
|--------------------|----------------------------------|

## 4.0.60 Serial Manager

### 4.0.60.1 Overview

This chapter describes the programming interface of the serial manager component.

The serial manager component provides a series of APIs to operate different serial port types. The port types it supports are UART, USB CDC and SWO.

### Modules

- [Serial Port SWO](#)
- [Serial Port USB](#)
- [Serial Port Uart](#)
- [Serial Port Virtual USB](#)

### Data Structures

- struct [serial\\_manager\\_config\\_t](#)  
*serial manager config structure [More...](#)*
- struct [serial\\_manager\\_callback\\_message\\_t](#)  
*Callback message structure. [More...](#)*

### Macros

- #define [SERIAL\\_PORT\\_TYPE\\_UART](#) (0U)  
*Enable or disable uart port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_USBCDC](#) (0U)  
*Enable or disable USB CDC port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_SWO](#) (0U)  
*Enable or disable SWO port (1 - enable, 0 - disable)*
- #define [SERIAL\\_PORT\\_TYPE\\_USBCDC\\_VIRTUAL](#) (0U)  
*Enable or disable USB CDC virtual port (1 - enable, 0 - disable)*
- #define [SERIAL\\_MANAGER\\_WRITE\\_HANDLE\\_SIZE](#) (4U)  
*Set serial manager write handle size.*
- #define [SERIAL\\_MANAGER\\_HANDLE\\_SIZE](#) (SERIAL\_MANAGER\_HANDLE\_SIZE\_TEMP + 12U)  
*SERIAL\_PORT\_UART\_HANDLE\_SIZE/SERIAL\_PORT\_USB\_CDC\_HANDLE\_SIZE + serial manager dedicated size.*

### Typedefs

- typedef void(\* [serial\\_manager\\_callback\\_t](#) )(void \*callbackParam, [serial\\_manager\\_callback\\_message\\_t](#) \*message, [serial\\_manager\\_status\\_t](#) status)  
*callback function*

## Enumerations

- enum `serial_port_type_t` {  
    `kSerialPort_Uart` = 1U,  
    `kSerialPort_UsbCdc`,  
    `kSerialPort_Swo`,  
    `kSerialPort_UsbCdcVirtual` }  
    *serial port type*
- enum `serial_manager_status_t` {  
    `kStatus_SerialManager_Success` = `kStatus_Success`,  
    `kStatus_SerialManager_Error` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 1)`,  
    `kStatus_SerialManager_Busy` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 2)`,  
    `kStatus_SerialManager_Notify` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 3)`,  
    `kStatus_SerialManager_Canceled`,  
    `kStatus_SerialManager_HandleConflict` = `MAKE_STATUS(kStatusGroup_SERIALMANAGER, 5)`,  
    `kStatus_SerialManager_RingBufferOverflow` }  
    *serial manager error code*

## Functions

- `serial_manager_status_t SerialManager_Init` (`serial_handle_t serialHandle`, `serial_manager_config_t *config`)  
    *Initializes a serial manager module with the serial manager handle and the user configuration structure.*
- `serial_manager_status_t SerialManager_Deinit` (`serial_handle_t serialHandle`)  
    *De-initializes the serial manager module instance.*
- `serial_manager_status_t SerialManager_OpenWriteHandle` (`serial_handle_t serialHandle`, `serial_write_handle_t writeHandle`)  
    *Opens a writing handle for the serial manager module.*
- `serial_manager_status_t SerialManager_CloseWriteHandle` (`serial_write_handle_t writeHandle`)  
    *Closes a writing handle for the serial manager module.*
- `serial_manager_status_t SerialManager_OpenReadHandle` (`serial_handle_t serialHandle`, `serial_read_handle_t readHandle`)  
    *Opens a reading handle for the serial manager module.*
- `serial_manager_status_t SerialManager_CloseReadHandle` (`serial_read_handle_t readHandle`)  
    *Closes a reading for the serial manager module.*
- `serial_manager_status_t SerialManager_WriteBlocking` (`serial_write_handle_t writeHandle`, `uint8_t *buffer`, `uint32_t length`)  
    *Transmits data with the blocking mode.*
- `serial_manager_status_t SerialManager_ReadBlocking` (`serial_read_handle_t readHandle`, `uint8_t *buffer`, `uint32_t length`)  
    *Reads data with the blocking mode.*
- `serial_manager_status_t SerialManager_EnterLowpower` (`serial_handle_t serialHandle`)  
    *Prepares to enter low power consumption.*
- `serial_manager_status_t SerialManager_ExitLowpower` (`serial_handle_t serialHandle`)  
    *Restores from low power consumption.*



## 4.0.60.2 Data Structure Documentation

### 4.0.60.2.1 struct serial\_manager\_config\_t

#### Data Fields

- uint8\_t \* [ringBuffer](#)  
*Ring buffer address, it is used to buffer data received by the hardware.*
- uint32\_t [ringBufferSize](#)  
*The size of the ring buffer.*
- [serial\\_port\\_type\\_t](#) type  
*Serial port type.*
- void \* [portConfig](#)  
*Serial port configuration.*

#### 4.0.60.2.1.1 Field Documentation

##### 4.0.60.2.1.1.1 uint8\_t\* serial\_manager\_config\_t::ringBuffer

Besides, the memory space cannot be free during the lifetime of the serial manager module.

### 4.0.60.2.2 struct serial\_manager\_callback\_message\_t

#### Data Fields

- uint8\_t \* [buffer](#)  
*Transferred buffer.*
- uint32\_t [length](#)  
*Transferred data length.*

## 4.0.60.3 Enumeration Type Documentation

### 4.0.60.3.1 enum serial\_port\_type\_t

Enumerator

***kSerialPort\_Uart*** Serial port UART.  
***kSerialPort\_UsbCdc*** Serial port USB CDC.  
***kSerialPort\_Swo*** Serial port SWO.  
***kSerialPort\_UsbCdcVirtual*** Serial port USB CDC Virtual.

### 4.0.60.3.2 enum serial\_manager\_status\_t

Enumerator

***kStatus\_SerialManager\_Success*** Success.  
***kStatus\_SerialManager\_Error*** Failed.

***kStatus\_SerialManager\_Busy*** Busy.  
***kStatus\_SerialManager\_Notify*** Ring buffer is not empty.  
***kStatus\_SerialManager\_Canceled*** the non-blocking request is canceled  
***kStatus\_SerialManager\_HandleConflict*** The handle is opened.  
***kStatus\_SerialManager\_RingBufferOverflow*** The ring buffer is overflowed.

## 4.0.60.4 Function Documentation

### 4.0.60.4.1 serial\_manager\_status\_t SerialManager\_Init ( serial\_handle\_t serialHandle, serial\_manager\_config\_t \* config )

This function configures the Serial Manager module with user-defined settings. The user can configure the configuration structure. The parameter serialHandle is a pointer to point to a memory space of size [SERIAL\\_MANAGER\\_HANDLE\\_SIZE](#) allocated by the caller. The Serial Manager module supports two types of serial port, UART (includes UART, USART, LPSCI, LPUART, etc) and USB CDC. Please refer to [serial\\_port\\_type\\_t](#) for serial port setting. These two types can be set by using [serial\\_manager\\_config\\_t](#).

Example below shows how to use this API to configure the Serial Manager. For UART,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static uint32_t s_serialHandleBuffer[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(
* uint32_t) - 1) / sizeof(uint32_t))];
* static serial_handle_t s_serialHandle = (serial_handle_t)&s_serialHandleBuffer[0];
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_uart_config_t uartConfig;
* config.type = kSerialPort_Uart;
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* uartConfig.instance = 0;
* uartConfig.clockRate = 24000000;
* uartConfig.baudRate = 115200;
* uartConfig.parityMode = kSerialManager_UartParityDisabled;
* uartConfig.stopBitCount = kSerialManager_UartOneStopBit;
* uartConfig.enableRx = 1;
* uartConfig.enableTx = 1;
* config.portConfig = &uartConfig;
* SerialManager_Init(s_serialHandle, &config);
*
```

For USB CDC,

```
* #define SERIAL_MANAGER_RING_BUFFER_SIZE (256U)
* static uint32_t s_serialHandleBuffer[((SERIAL_MANAGER_HANDLE_SIZE + sizeof(
* uint32_t) - 1) / sizeof(uint32_t))];
* static serial_handle_t s_serialHandle = (serial_handle_t)&s_serialHandleBuffer[0];
* static uint8_t s_ringBuffer[SERIAL_MANAGER_RING_BUFFER_SIZE];
*
* serial_manager_config_t config;
* serial_port_usb_cdc_config_t usbCdcConfig;
* config.type = kSerialPort_UsbCdc;
* config.ringBuffer = &s_ringBuffer[0];
* config.ringBufferSize = SERIAL_MANAGER_RING_BUFFER_SIZE;
* usbCdcConfig.controllerIndex =
* kSerialManager_UsbControllerKhci0;
```

```

* config.portConfig = &usbCdcConfig;
* SerialManager_Init(s_serialHandle, &config);
*

```

#### Parameters

|                     |                                                                                                                                                                                                                |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>serialHandle</i> | Pointer to point to a memory space of size <a href="#">SERIAL_MANAGER_HANDLE_SIZE</a> allocated by the caller. The handle should be 4 byte aligned, because unaligned access does not support on some devices. |
| <i>config</i>       | Pointer to user-defined configuration structure.                                                                                                                                                               |

#### Return values

|                                      |                                                   |
|--------------------------------------|---------------------------------------------------|
| <i>kStatus_SerialManager_Error</i>   | An error occurred.                                |
| <i>kStatus_SerialManager_Success</i> | The Serial Manager module initialization succeed. |

#### 4.0.60.4.2 serial\_manager\_status\_t SerialManager\_Deinit ( serial\_handle\_t serialHandle )

This function de-initializes the serial manager module instance. If the opened writing or reading handle is not closed, the function will return kStatus\_SerialManager\_Busy.

#### Parameters

|                     |                                           |
|---------------------|-------------------------------------------|
| <i>serialHandle</i> | The serial manager module handle pointer. |
|---------------------|-------------------------------------------|

#### Return values

|                                      |                                                 |
|--------------------------------------|-------------------------------------------------|
| <i>kStatus_SerialManager_Success</i> | The serial manager de-initialization succeed.   |
| <i>kStatus_SerialManager_Busy</i>    | Opened reading or writing handle is not closed. |

#### 4.0.60.4.3 serial\_manager\_status\_t SerialManager\_OpenWriteHandle ( serial\_handle\_t serialHandle, serial\_write\_handle\_t writeHandle )

This function Opens a writing handle for the serial manager module. If the serial manager needs to be used in different tasks, the task should open a dedicated write handle for itself by calling [SerialManager\\_OpenWriteHandle](#). Since there can only one buffer for transmission for the writing handle at the same time, multiple writing handles need to be opened when the multiple transmission is needed for a task.

## Parameters

|                     |                                                                                                                                                   |
|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>serialHandle</i> | The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access does not support on some devices.         |
| <i>writeHandle</i>  | The serial manager module writing handle pointer. The handle should be 4 byte aligned, because unaligned access does not support on some devices. |

## Return values

|                                             |                                |
|---------------------------------------------|--------------------------------|
| <i>kStatus_SerialManager_Error</i>          | An error occurred.             |
| <i>kStatus_SerialManager_HandleConflict</i> | The writing handle was opened. |
| <i>kStatus_SerialManager_Success</i>        | The writing handle is opened.  |

Example below shows how to use this API to write data. For task 1,

```
* static uint32_t s_serialWriteHandleBuffer1[((
 SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1) /
* sizeof(uint32_t))]; static serial_write_handle_t s_serialWriteHandle1 =
* (serial_write_handle_t)&s_serialWriteHandleBuffer1[0]; static uint8_t s_nonBlockingWelcome1[] = "This is
 non-blocking
* writing log for task1!\r\n"; SerialManager_OpenWriteHandle(serialHandle,
 s_serialWriteHandle1);
* SerialManager_InstallTxCallback(s_serialWriteHandle1, Task1_SerialManagerTxCallback,
 s_serialWriteHandle1);
* SerialManager_WriteNonBlocking(s_serialWriteHandle1, s_nonBlockingWelcome1, sizeof(
 s_nonBlockingWelcome1) - 1);
*
```

For task 2,

```
* static uint32_t s_serialWriteHandleBuffer2[((
 SERIAL_MANAGER_WRITE_HANDLE_SIZE + sizeof(uint32_t) - 1) /
* sizeof(uint32_t))]; static serial_write_handle_t s_serialWriteHandle2 =
* (serial_write_handle_t)&s_serialWriteHandleBuffer2[0]; static uint8_t s_nonBlockingWelcome2[] = "This is
 non-blocking
* writing log for task2!\r\n"; SerialManager_OpenWriteHandle(serialHandle,
 s_serialWriteHandle2);
* SerialManager_InstallTxCallback(s_serialWriteHandle2, Task2_SerialManagerTxCallback,
 s_serialWriteHandle2);
* SerialManager_WriteNonBlocking(s_serialWriteHandle2, s_nonBlockingWelcome2, sizeof(
 s_nonBlockingWelcome2) - 1);
*
```

### 4.0.60.4.4 serial\_manager\_status\_t SerialManager\_CloseWriteHandle ( serial\_write\_handle\_t writeHandle )

This function Closes a writing handle for the serial manager module.

## Parameters

|                    |                                                   |
|--------------------|---------------------------------------------------|
| <i>writeHandle</i> | The serial manager module writing handle pointer. |
|--------------------|---------------------------------------------------|

## Return values

|                                      |                               |
|--------------------------------------|-------------------------------|
| <i>kStatus_SerialManager_Success</i> | The writing handle is closed. |
|--------------------------------------|-------------------------------|

### 4.0.60.4.5 serial\_manager\_status\_t SerialManager\_OpenReadHandle ( serial\_handle\_t serialHandle, serial\_read\_handle\_t readHandle )

This function Opens a reading handle for the serial manager module. The reading handle can not be opened multiple at the same time. The error code `kStatus_SerialManager_Busy` would be returned when the previous reading handle is not closed. And There can only be one buffer for receiving for the reading handle at the same time.

## Parameters

|                     |                                                                                                                                                   |
|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>serialHandle</i> | The serial manager module handle pointer. The handle should be 4 byte aligned, because unaligned access does not support on some devices.         |
| <i>readHandle</i>   | The serial manager module reading handle pointer. The handle should be 4 byte aligned, because unaligned access does not support on some devices. |

## Return values

|                                      |                                        |
|--------------------------------------|----------------------------------------|
| <i>kStatus_SerialManager_Error</i>   | An error occurred.                     |
| <i>kStatus_SerialManager_Success</i> | The reading handle is opened.          |
| <i>kStatus_SerialManager_Busy</i>    | Previous reading handle is not closed. |

Example below shows how to use this API to read data.

```
* static uint32_t s_serialReadHandleBuffer[((SERIAL_MANAGER_READ_HANDLE_SIZE + sizeof(uint32_t) - 1) /
* sizeof(uint32_t))]; static serial_read_handle_t s_serialReadHandle =
* (serial_read_handle_t)&s_serialReadHandleBuffer[0];
* SerialManager_OpenReadHandle(serialHandle, s_serialReadHandle);
* static uint8_t s_nonBlockingBuffer[64];
* SerialManager_InstallRxCallback(s_serialReadHandle, APP_SerialManagerRxCallback, s_serialReadHandle);
* SerialManager_ReadNonBlocking(s_serialReadHandle, s_nonBlockingBuffer, sizeof(s_nonBlockingBuffer));
*
```



#### 4.0.60.4.6 serial\_manager\_status\_t SerialManager\_CloseReadHandle ( serial\_read\_handle\_t *readHandle* )

This function Closes a reading for the serial manager module.

## Parameters

|                   |                                                   |
|-------------------|---------------------------------------------------|
| <i>readHandle</i> | The serial manager module reading handle pointer. |
|-------------------|---------------------------------------------------|

## Return values

|                                      |                               |
|--------------------------------------|-------------------------------|
| <i>kStatus_SerialManager_Success</i> | The reading handle is closed. |
|--------------------------------------|-------------------------------|

### 4.0.60.4.7 serial\_manager\_status\_t SerialManager\_WriteBlocking ( serial\_write\_handle\_t writeHandle, uint8\_t \* buffer, uint32\_t length )

This is a blocking function, which polls the sending queue, waits for the sending queue to be empty. This function sends data using an interrupt method. The interrupt of the hardware could not be disabled. And There can only one buffer for transmission for the writing handle at the same time.

## Note

The function [SerialManager\\_WriteBlocking](#) and the function #SerialManager\_WriteNonBlocking cannot be used at the same time. And, the function #SerialManager\_CancelWriting cannot be used to abort the transmission of this function.

## Parameters

|                    |                                           |
|--------------------|-------------------------------------------|
| <i>writeHandle</i> | The serial manager module handle pointer. |
| <i>buffer</i>      | Start address of the data to write.       |
| <i>length</i>      | Length of the data to write.              |

## Return values

|                                      |                                                                  |
|--------------------------------------|------------------------------------------------------------------|
| <i>kStatus_SerialManager_Success</i> | Successfully sent all data.                                      |
| <i>kStatus_SerialManager_Busy</i>    | Previous transmission still not finished; data not all sent yet. |
| <i>kStatus_SerialManager_Error</i>   | An error occurred.                                               |

### 4.0.60.4.8 serial\_manager\_status\_t SerialManager\_ReadBlocking ( serial\_read\_handle\_t readHandle, uint8\_t \* buffer, uint32\_t length )

This is a blocking function, which polls the receiving buffer, waits for the receiving buffer to be full. This function receives data using an interrupt method. The interrupt of the hardware could not be disabled. And

There can only one buffer for receiving for the reading handle at the same time.

#### Note

The function [SerialManager\\_ReadBlocking](#) and the function `#SerialManager_ReadNonBlocking` cannot be used at the same time. And, the function `#SerialManager_CancelReading` cannot be used to abort the transmission of this function.

#### Parameters

|                   |                                                       |
|-------------------|-------------------------------------------------------|
| <i>readHandle</i> | The serial manager module handle pointer.             |
| <i>buffer</i>     | Start address of the data to store the received data. |
| <i>length</i>     | The length of the data to be received.                |

#### Return values

|                                             |                                                                      |
|---------------------------------------------|----------------------------------------------------------------------|
| <i>kStatus_SerialManager_ -<br/>Success</i> | Successfully received all data.                                      |
| <i>kStatus_SerialManager_ -<br/>Busy</i>    | Previous transmission still not finished; data not all received yet. |
| <i>kStatus_SerialManager_ -<br/>Error</i>   | An error occurred.                                                   |

#### 4.0.60.4.9 serial\_manager\_status\_t SerialManager\_EnterLowpower ( serial\_handle\_t serialHandle )

This function is used to prepare to enter low power consumption.

#### Parameters

|                     |                                           |
|---------------------|-------------------------------------------|
| <i>serialHandle</i> | The serial manager module handle pointer. |
|---------------------|-------------------------------------------|

#### Return values

|                                             |                       |
|---------------------------------------------|-----------------------|
| <i>kStatus_SerialManager_ -<br/>Success</i> | Successful operation. |
|---------------------------------------------|-----------------------|

#### 4.0.60.4.10 serial\_manager\_status\_t SerialManager\_ExitLowpower ( serial\_handle\_t serialHandle )

This function is used to restore from low power consumption.



#### Parameters

|                     |                                           |
|---------------------|-------------------------------------------|
| <i>serialHandle</i> | The serial manager module handle pointer. |
|---------------------|-------------------------------------------|

#### Return values

|                                                 |                       |
|-------------------------------------------------|-----------------------|
| <i>kStatus_SerialManager_</i><br><i>Success</i> | Successful operation. |
|-------------------------------------------------|-----------------------|

## 4.0.61 Serial Port Uart

### 4.0.61.1 Overview

#### Data Structures

- struct [serial\\_port\\_uart\\_config\\_t](#)  
*serial port uart config struct [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_UART\\_HANDLE\\_SIZE](#) (HAL\_UART\_HANDLE\_SIZE)  
*serial port uart handle size*

#### Enumerations

- enum [serial\\_port\\_uart\\_parity\\_mode\\_t](#) {  
    [kSerialManager\\_UartParityDisabled](#) = 0x0U,  
    [kSerialManager\\_UartParityEven](#) = 0x1U,  
    [kSerialManager\\_UartParityOdd](#) = 0x2U }  
*serial port uart parity mode*
- enum [serial\\_port\\_uart\\_stop\\_bit\\_count\\_t](#) {  
    [kSerialManager\\_UartOneStopBit](#) = 0U,  
    [kSerialManager\\_UartTwoStopBit](#) = 1U }  
*serial port uart stop bit count*

### 4.0.61.2 Data Structure Documentation

#### 4.0.61.2.1 struct serial\_port\_uart\_config\_t

##### Data Fields

- uint32\_t [clockRate](#)  
*clock rate*
- uint32\_t [baudRate](#)  
*baud rate*
- [serial\\_port\\_uart\\_parity\\_mode\\_t](#) [parityMode](#)  
*Parity mode, disabled (default), even, odd.*
- [serial\\_port\\_uart\\_stop\\_bit\\_count\\_t](#) [stopBitCount](#)  
*Number of stop bits, 1 stop bit (default) or 2 stop bits.*
- uint8\_t [instance](#)  
*Instance (0 - UART0, 1 - UART1, ...), detail information please refer to the SOC corresponding RM.*
- uint8\_t [enableRx](#)  
*Enable RX.*
- uint8\_t [enableTx](#)  
*Enable TX.*

#### 4.0.61.2.1.1 Field Documentation

4.0.61.2.1.1.1 `uint8_t serial_port_uart_config_t::instance`

#### 4.0.61.3 Enumeration Type Documentation

##### 4.0.61.3.1 `enum serial_port_uart_parity_mode_t`

Enumerator

*kSerialManager\_UartParityDisabled* Parity disabled.  
*kSerialManager\_UartParityEven* Parity even enabled.  
*kSerialManager\_UartParityOdd* Parity odd enabled.

##### 4.0.61.3.2 `enum serial_port_uart_stop_bit_count_t`

Enumerator

*kSerialManager\_UartOneStopBit* One stop bit.  
*kSerialManager\_UartTwoStopBit* Two stop bits.

## 4.0.62 Serial Port USB

### 4.0.62.1 Overview

#### Modules

- [USB Device Configuration](#)

#### Data Structures

- struct [serial\\_port\\_usb\\_cdc\\_config\\_t](#)  
*serial port usb config struct [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_USB\\_CDC\\_HANDLE\\_SIZE](#) (72)  
*serial port usb handle size*
- #define [USB\\_DEVICE\\_INTERRUPT\\_PRIORITY](#) (3U)  
*USB interrupt priority.*

#### Enumerations

- enum [serial\\_port\\_usb\\_cdc\\_controller\\_index\\_t](#) {  
    [kSerialManager\\_UsbControllerKhci0](#) = 0U,  
    [kSerialManager\\_UsbControllerKhci1](#) = 1U,  
    [kSerialManager\\_UsbControllerEhci0](#) = 2U,  
    [kSerialManager\\_UsbControllerEhci1](#) = 3U,  
    [kSerialManager\\_UsbControllerLpcIp3511Fs0](#) = 4U,  
    [kSerialManager\\_UsbControllerLpcIp3511Fs1](#) = 5U,  
    [kSerialManager\\_UsbControllerLpcIp3511Hs0](#) = 6U,  
    [kSerialManager\\_UsbControllerLpcIp3511Hs1](#) = 7U,  
    [kSerialManager\\_UsbControllerOhci0](#) = 8U,  
    [kSerialManager\\_UsbControllerOhci1](#) = 9U,  
    [kSerialManager\\_UsbControllerIp3516Hs0](#) = 10U,  
    [kSerialManager\\_UsbControllerIp3516Hs1](#) = 11U }  
*USB controller ID.*

### 4.0.62.2 Data Structure Documentation

#### 4.0.62.2.1 struct serial\_port\_usb\_cdc\_config\_t

##### Data Fields

- [serial\\_port\\_usb\\_cdc\\_controller\\_index\\_t controllerIndex](#)  
*controller index*

### 4.0.62.3 Enumeration Type Documentation

#### 4.0.62.3.1 enum serial\_port\_usb\_cdc\_controller\_index\_t

Enumerator

***kSerialManager\_UsbControllerKhci0*** KHCI 0U.

***kSerialManager\_UsbControllerKhci1*** KHCI 1U, Currently, there are no platforms which have two KHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerEhci0*** EHCI 0U.

***kSerialManager\_UsbControllerEhci1*** EHCI 1U, Currently, there are no platforms which have two EHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerLpcIp3511Fs0*** LPC USB IP3511 FS controller 0.

***kSerialManager\_UsbControllerLpcIp3511Fs1*** LPC USB IP3511 FS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerLpcIp3511Hs0*** LPC USB IP3511 HS controller 0.

***kSerialManager\_UsbControllerLpcIp3511Hs1*** LPC USB IP3511 HS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerOhci0*** OHCI 0U.

***kSerialManager\_UsbControllerOhci1*** OHCI 1U, Currently, there are no platforms which have two OHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbControllerIp3516Hs0*** IP3516HS 0U.

***kSerialManager\_UsbControllerIp3516Hs1*** IP3516HS 1U, Currently, there are no platforms which have two IP3516HS IPs, this is reserved to be used in the future.

## 4.0.63 USB Device Configuration

### 4.0.63.1 Overview

#### Macros

- #define `USB_DEVICE_CONFIG_SELF_POWER` (1U)  
*Whether device is self power.*
- #define `USB_DEVICE_CONFIG_ENDPOINTS` (4U)  
*How many endpoints are supported in the stack.*
- #define `USB_DEVICE_CONFIG_USE_TASK` (0U)  
*Whether the device task is enabled.*
- #define `USB_DEVICE_CONFIG_MAX_MESSAGES` (8U)  
*How many the notification message are supported when the device task is enabled.*
- #define `USB_DEVICE_CONFIG_USB20_TEST_MODE` (0U)  
*Whether test mode enabled.*
- #define `USB_DEVICE_CONFIG_CV_TEST` (0U)  
*Whether device CV test is enabled.*
- #define `USB_DEVICE_CONFIG_COMPLIANCE_TEST` (0U)  
*Whether device compliance test is enabled.*
- #define `USB_DEVICE_CONFIG_KEEP_ALIVE_MODE` (0U)  
*Whether the keep alive feature enabled.*
- #define `USB_DEVICE_CONFIG_BUFFER_PROPERTY_CACHEABLE` (0U)  
*Whether the transfer buffer is cache-enabled or not.*
- #define `USB_DEVICE_CONFIG_LOW_POWER_MODE` (0U)  
*Whether the low power mode is enabled or not.*
- #define `USB_DEVICE_CONFIG_REMOTE_WAKEUP` (0U)  
*The device remote wakeup is unsupported.*
- #define `USB_DEVICE_CONFIG_DETACH_ENABLE` (0U)  
*Whether the device detached feature is enabled or not.*
- #define `USB_DEVICE_CONFIG_ERROR_HANDLING` (0U)  
*Whether handle the USB bus error.*
- #define `USB_DEVICE_CHARGER_DETECT_ENABLE` (0U)  
*Whether the device charger detect feature is enabled or not.*

#### class instance define

- #define `USB_DEVICE_CONFIG_HID` (0U)  
*HID instance count.*
- #define `USB_DEVICE_CONFIG_CDC_ACM` (1U)  
*CDC ACM instance count.*
- #define `USB_DEVICE_CONFIG_MSC` (0U)  
*MSC instance count.*
- #define `USB_DEVICE_CONFIG_AUDIO` (0U)  
*Audio instance count.*
- #define `USB_DEVICE_CONFIG_PHDC` (0U)  
*PHDC instance count.*
- #define `USB_DEVICE_CONFIG_VIDEO` (0U)  
*Video instance count.*
- #define `USB_DEVICE_CONFIG_CCID` (0U)

- *CCID instance count.*  
• #define **USB\_DEVICE\_CONFIG\_PRINTER** (0U)
- *Printer instance count.*  
• #define **USB\_DEVICE\_CONFIG\_DFU** (0U)
- *DFU instance count.*

## 4.0.63.2 Macro Definition Documentation

### 4.0.63.2.1 #define USB\_DEVICE\_CONFIG\_SELF\_POWER (1U)

1U supported, 0U not supported

### 4.0.63.2.2 #define USB\_DEVICE\_CONFIG\_ENDPOINTS (4U)

### 4.0.63.2.3 #define USB\_DEVICE\_CONFIG\_USE\_TASK (0U)

### 4.0.63.2.4 #define USB\_DEVICE\_CONFIG\_MAX\_MESSAGES (8U)

### 4.0.63.2.5 #define USB\_DEVICE\_CONFIG\_USB20\_TEST\_MODE (0U)

### 4.0.63.2.6 #define USB\_DEVICE\_CONFIG\_CV\_TEST (0U)

### 4.0.63.2.7 #define USB\_DEVICE\_CONFIG\_COMPLIANCE\_TEST (0U)

If the macro is enabled, the test mode and CV test macroses will be set.

### 4.0.63.2.8 #define USB\_DEVICE\_CONFIG\_KEEP\_ALIVE\_MODE (0U)

### 4.0.63.2.9 #define USB\_DEVICE\_CONFIG\_BUFFER\_PROPERTY\_CACHEABLE (0U)

### 4.0.63.2.10 #define USB\_DEVICE\_CONFIG\_LOW\_POWER\_MODE (0U)

### 4.0.63.2.11 #define USB\_DEVICE\_CONFIG\_REMOTE\_WAKEUP (0U)

### 4.0.63.2.12 #define USB\_DEVICE\_CONFIG\_DETACH\_ENABLE (0U)

### 4.0.63.2.13 #define USB\_DEVICE\_CONFIG\_ERROR\_HANDLING (0U)

### 4.0.63.2.14 #define USB\_DEVICE\_CHARGER\_DETECT\_ENABLE (0U)

## 4.0.64 Serial Port SWO

### 4.0.64.1 Overview

#### Data Structures

- struct [serial\\_port\\_swo\\_config\\_t](#)  
*serial port swo config struct [More...](#)*

#### Macros

- #define [SERIAL\\_PORT\\_SWO\\_HANDLE\\_SIZE](#) (12U)  
*serial port swo handle size*

#### Enumerations

- enum [serial\\_port\\_swo\\_protocol\\_t](#) {  
    [kSerialManager\\_SwoProtocolManchester](#) = 1U,  
    [kSerialManager\\_SwoProtocolNrz](#) = 2U }  
*serial port swo protocol*

### 4.0.64.2 Data Structure Documentation

#### 4.0.64.2.1 struct serial\_port\_swo\_config\_t

##### Data Fields

- uint32\_t [clockRate](#)  
*clock rate*
- uint32\_t [baudRate](#)  
*baud rate*
- uint32\_t [port](#)  
*Port used to transfer data.*
- [serial\\_port\\_swo\\_protocol\\_t](#) [protocol](#)  
*SWO protocol.*

### 4.0.64.3 Enumeration Type Documentation

#### 4.0.64.3.1 enum serial\_port\_swo\_protocol\_t

Enumerator

***kSerialManager\_SwoProtocolManchester*** SWO Manchester protocol.  
***kSerialManager\_SwoProtocolNrz*** SWO UART/NRZ protocol.



## 4.0.65 Serial Port Virtual USB

### 4.0.65.1 Overview

This chapter describes how to redirect the serial manager stream to application CDC. The weak functions can be implemented by application to redirect the serial manager stream. The weak functions are following,

USB\_DeviceVcomInit - Initialize the cdc vcom.

USB\_DeviceVcomDeinit - De-initialize the cdc vcom.

USB\_DeviceVcomWrite - Write data with non-blocking mode. After data is sent, the installed TX callback should be called with the result.

USB\_DeviceVcomRead - Read data with non-blocking mode. After data is received, the installed RX callback should be called with the result.

USB\_DeviceVcomCancelWrite - Cancel write request.

USB\_DeviceVcomInstallTxCallback - Install TX callback.

USB\_DeviceVcomInstallRxCallback - Install RX callback.

USB\_DeviceVcomIsrFunction - The hardware ISR function.

### Data Structures

- struct [serial\\_port\\_usb\\_cdc\\_virtual\\_config\\_t](#)  
*serial port usb config struct [More...](#)*

### Macros

- #define [SERIAL\\_PORT\\_USB\\_VIRTUAL\\_HANDLE\\_SIZE](#) (40U)  
*serial port USB handle size*

## Enumerations

- enum `serial_port_usb_cdc_virtual_controller_index_t` {  
    `kSerialManager_UsbVirtualControllerKhci0` = 0U,  
    `kSerialManager_UsbVirtualControllerKhci1` = 1U,  
    `kSerialManager_UsbVirtualControllerEhci0` = 2U,  
    `kSerialManager_UsbVirtualControllerEhci1` = 3U,  
    `kSerialManager_UsbVirtualControllerLpcIp3511Fs0` = 4U,  
    `kSerialManager_UsbVirtualControllerLpcIp3511Fs1`,  
    `kSerialManager_UsbVirtualControllerLpcIp3511Hs0` = 6U,  
    `kSerialManager_UsbVirtualControllerLpcIp3511Hs1`,  
    `kSerialManager_UsbVirtualControllerOhci0` = 8U,  
    `kSerialManager_UsbVirtualControllerOhci1` = 9U,  
    `kSerialManager_UsbVirtualControllerIp3516Hs0` = 10U,  
    `kSerialManager_UsbVirtualControllerIp3516Hs1` = 11U }  
    *USB controller ID.*

## Variables

- `serial_port_usb_cdc_virtual_controller_index_t serial_port_usb_cdc_virtual_config_t::controllerIndex`  
    *controller index*

### 4.0.65.2 Data Structure Documentation

#### 4.0.65.2.1 struct `serial_port_usb_cdc_virtual_config_t`

##### Data Fields

- `serial_port_usb_cdc_virtual_controller_index_t controllerIndex`  
    *controller index*

### 4.0.65.3 Enumeration Type Documentation

#### 4.0.65.3.1 enum `serial_port_usb_cdc_virtual_controller_index_t`

##### Enumerator

*`kSerialManager_UsbVirtualControllerKhci0`* KHCI 0U.

*`kSerialManager_UsbVirtualControllerKhci1`* KHCI 1U, Currently, there are no platforms which have two KHCI IPs, this is reserved to be used in the future.

*`kSerialManager_UsbVirtualControllerEhci0`* EHCI 0U.

*`kSerialManager_UsbVirtualControllerEhci1`* EHCI 1U, Currently, there are no platforms which have two EHCI IPs, this is reserved to be used in the future.

*`kSerialManager_UsbVirtualControllerLpcIp3511Fs0`* LPC USB IP3511 FS controller 0.

***kSerialManager\_UsbVirtualControllerLpcIp3511Fs1*** LPC USB IP3511 FS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbVirtualControllerLpcIp3511Hs0*** LPC USB IP3511 HS controller 0.

***kSerialManager\_UsbVirtualControllerLpcIp3511Hs1*** LPC USB IP3511 HS controller 1, there are no platforms which have two IP3511 IPs, this is reserved to be used in the future.

***kSerialManager\_UsbVirtualControllerOhci0*** OHCI 0U.

***kSerialManager\_UsbVirtualControllerOhci1*** OHCI 1U, Currently, there are no platforms which have two OHCI IPs, this is reserved to be used in the future.

***kSerialManager\_UsbVirtualControllerIp3516Hs0*** IP3516HS 0U.

***kSerialManager\_UsbVirtualControllerIp3516Hs1*** IP3516HS 1U, Currently, there are no platforms which have two IP3516HS IPs, this is reserved to be used in the future.

## 4.0.66 Cmp\_1

### 4.0.66.1 Overview

#### Data Structures

- struct `cmp_config_t`  
*CMP configuration structure. [More...](#)*

#### Enumerations

- enum `_cmp_input_mux` {  
    `kCMP_InputVREF` = 0U,  
    `kCMP_Input1` = 1U,  
    `kCMP_Input2` = 2U,  
    `kCMP_Input3` = 3U,  
    `kCMP_Input4` = 4U,  
    `kCMP_Input5` = 5U }  
*CMP input mux for positive and negative sides.*
- enum `_cmp_interrupt_type` {  
    `kCMP_EdgeDisable` = 0U,  
    `kCMP_EdgeRising` = 2U,  
    `kCMP_EdgeFalling` = 4U,  
    `kCMP_EdgeRisingFalling` = 6U,  
    `kCMP_LevelDisable` = 1U,  
    `kCMP_LevelHigh` = 3U,  
    `kCMP_LevelLow` = 5U }  
*CMP interrupt type.*
- enum `cmp_vref_source_t` {  
    `KCMP_VREFSourceVDDA` = 1U,  
    `KCMP_VREFSourceInternalVREF` = 0U }  
*CMP Voltage Reference source.*

#### Driver version

- #define `FSL_CMP_DRIVER_VERSION` (`MAKE_VERSION`(2U, 1U, 0U))  
*Driver version 2.1.0.*

#### Initialization and deinitialization

- void `CMP_Init` (const `cmp_config_t` \*config)  
*CMP initialization.*
- void `CMP_Deinit` (void)  
*CMP deinitialization.*
- void `CMP_GetDefaultConfig` (`cmp_config_t` \*config)  
*Initializes the CMP user configuration structure.*

## Compare Interface

- static void **CMP\_SetInputChannels** (uint8\_t positiveChannel, uint8\_t negativeChannel)
- void **CMP\_SetVREF** (const cmp\_vref\_config\_t \*config)  
*Configures the VREFINPUT.*
- static bool **CMP\_GetOutput** (void)  
*Get CMP compare output.*

## Interrupt Interface

- static void **CMP\_EnableInterrupt** (uint32\_t type)  
*CMP enable interrupt.*
- static void **CMP\_DisableInterrupt** (void)  
*CMP disable interrupt.*
- static void **CMP\_ClearInterrupt** (void)  
*CMP clear interrupt.*
- static void **CMP\_EnableFilteredInterruptSource** (bool enable)  
*Select which Analog comparator output (filtered or un-filtered) is used for interrupt detection.*

## Status Interface

- static bool **CMP\_GetPreviousInterruptStatus** (void)  
*Get CMP interrupt status before interrupt enable.*
- static bool **CMP\_GetInterruptStatus** (void)  
*Get CMP interrupt status after interrupt enable.*

## 4.0.66.2 Data Structure Documentation

### 4.0.66.2.1 struct cmp\_config\_t

#### Data Fields

- bool **enableHysteresis**  
*Enable hysteresis.*
- bool **enableLowPower**  
*Enable low power mode.*

#### 4.0.66.2.1.1 Field Documentation

4.0.66.2.1.1.1 `bool cmp_config_t::enableHysteresis`

4.0.66.2.1.1.2 `bool cmp_config_t::enableLowPower`

#### 4.0.66.3 Macro Definition Documentation

4.0.66.3.1 `#define FSL_CMP_DRIVER_VERSION (MAKE_VERSION(2U, 1U, 0U))`

#### 4.0.66.4 Enumeration Type Documentation

##### 4.0.66.4.1 `enum _cmp_input_mux`

Enumerator

***kCMP\_InputVREF*** Cmp input from VREF.

***kCMP\_Input1*** Cmp input source 1.

***kCMP\_Input2*** Cmp input source 2.

***kCMP\_Input3*** Cmp input source 3.

***kCMP\_Input4*** Cmp input source 4.

***kCMP\_Input5*** Cmp input source 5.

##### 4.0.66.4.2 `enum _cmp_interrupt_type`

Enumerator

***kCMP\_EdgeDisable*** Disable edge interrupt.

***kCMP\_EdgeRising*** Interrupt on falling edge.

***kCMP\_EdgeFalling*** Interrupt on rising edge.

***kCMP\_EdgeRisingFalling*** Interrupt on both rising and falling edges.

***kCMP\_LevelDisable*** Disable level interrupt.

***kCMP\_LevelHigh*** Interrupt on high level.

***kCMP\_LevelLow*** Interrupt on low level.

##### 4.0.66.4.3 `enum cmp_vref_source_t`

Enumerator

***KCMP\_VREFSourceVDDA*** Select VDDA as VREF.

***KCMP\_VREFSourceInternalVREF*** Select internal VREF as VREF.



#### 4.0.66.5 Function Documentation

##### 4.0.66.5.1 void **CMP\_Init** ( const **cmp\_config\_t** \* *config* )

This function enables the CMP module and do necessary settings.

#### Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | Pointer to the configuration structure. |
|---------------|-----------------------------------------|

#### 4.0.66.5.2 void CMP\_Deinit ( void )

This function gates the clock for CMP module.

#### 4.0.66.5.3 void CMP\_GetDefaultConfig ( cmp\_config\_t \* *config* )

This function initializes the user configuration structure to these default values.

```
* config->enableHysteresis = true;
* config->enableLowPower = true;
* config->filterClockDivider = 0;
*
```

#### Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | Pointer to the configuration structure. |
|---------------|-----------------------------------------|

#### 4.0.66.5.4 void CMP\_SetVREF ( const cmp\_vref\_config\_t \* *config* )

#### Parameters

|               |                                         |
|---------------|-----------------------------------------|
| <i>config</i> | Pointer to the configuration structure. |
|---------------|-----------------------------------------|

#### 4.0.66.5.5 static bool CMP\_GetOutput ( void ) [inline], [static]

#### Returns

The output result. true: voltage on positive side is greater than negative side. false: voltage on positive side is lower than negative side.

#### 4.0.66.5.6 static void CMP\_EnableInterrupt ( uint32\_t *type* ) [inline], [static]



#### Parameters

|             |                                                |
|-------------|------------------------------------------------|
| <i>type</i> | CMP interrupt type. See "_cmp_interrupt_type". |
|-------------|------------------------------------------------|

#### 4.0.66.5.7 static void CMP\_EnableFilteredInterruptSource ( bool *enable* ) [inline], [static]

#### Parameters

|               |                                                                                                                                                                            |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>enable</i> | false: Select Analog Comparator raw output (unfiltered) as input for interrupt detection. true: Select Analog Comparator filtered output as input for interrupt detection. |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

#### Note

: When CMP is configured as the wakeup source in power down mode, this function must use the raw output as the interrupt source, that is, call this function and set parameter *enable* to false.

#### 4.0.66.5.8 static bool CMP\_GetPreviousInterruptStatus ( void ) [inline], [static]

#### Returns

Interrupt status. true: interrupt pending, false: no interrupt pending.

#### 4.0.66.5.9 static bool CMP\_GetInterruptStatus ( void ) [inline], [static]

#### Returns

Interrupt status. true: interrupt pending, false: no interrupt pending.

## 4.0.67 Hashcrypt\_driver

### 4.0.67.1 Overview

#### Macros

- #define `HASHCRYPT_MODE_SHA1` 0x1  
*Algorithm definitions correspond with the values for Mode field in Control register !*

#### Enumerations

- enum `hashcrypt_algo_t` {  
    `kHASHCRYPT_Sha1` = `HASHCRYPT_MODE_SHA1`,  
    `kHASHCRYPT_Sha256` = `HASHCRYPT_MODE_SHA256`,  
    `kHASHCRYPT_Aes` = `HASHCRYPT_MODE_AES` }  
*Algorithm used for Hashcrypt operation.*

#### Functions

- void `HASHCRYPT_Init` (`HASHCRYPT_Type *base`)  
*Enables clock and disables reset for HASHCRYPT peripheral.*
- void `HASHCRYPT_Deinit` (`HASHCRYPT_Type *base`)  
*Disables clock for HASHCRYPT peripheral.*

#### Driver version

- #define `FSL_HASHCRYPT_DRIVER_VERSION` (`MAKE_VERSION(2, 1, 1)`)  
*HASHCRYPT driver version.*

### 4.0.67.2 Macro Definition Documentation

#### 4.0.67.2.1 #define FSL\_HASHCRYPT\_DRIVER\_VERSION (MAKE\_VERSION(2, 1, 1))

Version 2.1.2.

Current version: 2.1.1

Change log:

- Version 2.0.0
  - Initial version
- Version 2.0.1
  - Support loading AES key from unaligned address
- Version 2.0.2
  - Support loading AES key from unaligned address for different compiler and core variants
- Version 2.0.3

- Remove SHA512 and AES ICB algorithm definitions
- Version 2.0.4
  - Add SHA context switch support
- Version 2.1.0
  - Update the register name and macro to align with new header.
- Version 2.1.1
  - Fix MISRA C-2012.
- Version 2.1.2
  - Support loading AES input data from unaligned address.

### 4.0.67.3 Enumeration Type Documentation

#### 4.0.67.3.1 enum hashcrypt\_algo\_t

Enumerator

*kHASHCRYPT\_Sha1* SHA\_1.  
*kHASHCRYPT\_Sha256* SHA\_256.  
*kHASHCRYPT\_Aes* AES.

### 4.0.67.4 Function Documentation

#### 4.0.67.4.1 void HASHCRYPT\_Init ( HASHCRYPT\_Type \* *base* )

Enable clock and disable reset for HASHCRYPT.

Parameters

|             |                        |
|-------------|------------------------|
| <i>base</i> | HASHCRYPT base address |
|-------------|------------------------|

#### 4.0.67.4.2 void HASHCRYPT\_Deinit ( HASHCRYPT\_Type \* *base* )

Disable clock and enable reset.

Parameters

|             |                        |
|-------------|------------------------|
| <i>base</i> | HASHCRYPT base address |
|-------------|------------------------|

## 4.0.68 Hashcrypt\_driver\_aes

### 4.0.68.1 Overview

#### Data Structures

- struct [hashcrypt\\_handle\\_t](#)  
*Specify HASHCRYPT's key resource. [More...](#)*

#### Macros

- #define [HASHCRYPT\\_AES\\_BLOCK\\_SIZE](#) 16U  
*AES block size in bytes.*

#### Enumerations

- enum [hashcrypt\\_aes\\_mode\\_t](#) {  
    [kHASHCRYPT\\_AesEcb](#) = 0U,  
    [kHASHCRYPT\\_AesCbc](#) = 1U,  
    [kHASHCRYPT\\_AesCtr](#) = 2U }  
*AES mode.*
- enum [hashcrypt\\_aes\\_keysize\\_t](#) {  
    [kHASHCRYPT\\_Aes128](#) = 0U,  
    [kHASHCRYPT\\_Aes192](#) = 1U,  
    [kHASHCRYPT\\_Aes256](#) = 2U,  
    [kHASHCRYPT\\_InvalidKey](#) = 3U }  
*Size of AES key.*
- enum [hashcrypt\\_key\\_t](#) {  
    [kHASHCRYPT\\_UserKey](#) = 0xc3c3U,  
    [kHASHCRYPT\\_SecretKey](#) = 0x3c3cU }  
*HASHCRYPT key source selection.*

#### Functions

- [status\\_t HASHCRYPT\\_AES\\_SetKey](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*key, size\_t keySize)  
*Set AES key to hashcrypt\_handle\_t struct and optionally to HASHCRYPT.*
- [status\\_t HASHCRYPT\\_AES\\_EncryptEcb](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*plaintext, uint8\_t \*ciphertext, size\_t size)  
*Encrypts AES on one or multiple 128-bit block(s).*
- [status\\_t HASHCRYPT\\_AES\\_DecryptEcb](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*ciphertext, uint8\_t \*plaintext, size\_t size)  
*Decrypts AES on one or multiple 128-bit block(s).*
- [status\\_t HASHCRYPT\\_AES\\_EncryptCbc](#) (HASHCRYPT\_Type \*base, hashcrypt\_handle\_t \*handle, const uint8\_t \*plaintext, uint8\_t \*ciphertext, size\_t size, const uint8\_t iv[16])  
*Encrypts AES using CBC block mode.*

- `status_t HASHCRYPT_AES_DecryptCbc` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *ciphertext`, `uint8_t *plaintext`, `size_t size`, `const uint8_t iv[16]`)  
*Decrypts AES using CBC block mode.*
- `status_t HASHCRYPT_AES_CryptCtr` (`HASHCRYPT_Type *base`, `hashcrypt_handle_t *handle`, `const uint8_t *input`, `uint8_t *output`, `size_t size`, `uint8_t counter[HASHCRYPT_AES_BLOCK_SIZE]`, `uint8_t counterlast[HASHCRYPT_AES_BLOCK_SIZE]`, `size_t *szLeft`)  
*Encrypts or decrypts AES using CTR block mode.*

## 4.0.68.2 Data Structure Documentation

### 4.0.68.2.1 struct hashcrypt\_handle

#### Data Fields

- `uint32_t keyWord` [8]  
*Copy of user key (set by `HASHCRYPT_AES_SetKey()`).*
- `hashcrypt_key_t keyType`  
*For operations with key (such as AES encryption/decryption), specify key type.*

#### 4.0.68.2.1.1 Field Documentation

##### 4.0.68.2.1.1.1 uint32\_t hashcrypt\_handle\_t::keyWord[8]

##### 4.0.68.2.1.1.2 hashcrypt\_key\_t hashcrypt\_handle\_t::keyType

## 4.0.68.3 Enumeration Type Documentation

### 4.0.68.3.1 enum hashcrypt\_aes\_mode\_t

#### Enumerator

***kHASHCRYPT\_AesEcb*** AES ECB mode.  
***kHASHCRYPT\_AesCbc*** AES CBC mode.  
***kHASHCRYPT\_AesCtr*** AES CTR mode.

### 4.0.68.3.2 enum hashcrypt\_aes\_keysize\_t

#### Enumerator

***kHASHCRYPT\_Aes128*** AES 128 bit key.  
***kHASHCRYPT\_Aes192*** AES 192 bit key.  
***kHASHCRYPT\_Aes256*** AES 256 bit key.  
***kHASHCRYPT\_InvalidKey*** AES invalid key.

#### 4.0.68.3.3 enum hashcrypt\_key\_t

Enumerator

***kHASHCRYPT\_UserKey*** HASHCRYPT user key.

***kHASHCRYPT\_SecretKey*** HASHCRYPT secret key (dedicated hw bus from PUF)

#### 4.0.68.4 Function Documentation

##### 4.0.68.4.1 status\_t HASHCRYPT\_AES\_SetKey ( HASHCRYPT\_Type \* *base*, hashcrypt\_handle\_t \* *handle*, const uint8\_t \* *key*, size\_t *keySize* )

Sets the AES key for encryption/decryption with the hashcrypt\_handle\_t structure. The hashcrypt\_handle\_t input argument specifies key source.

Parameters

|                |                                                  |
|----------------|--------------------------------------------------|
| <i>base</i>    | HASHCRYPT peripheral base address.               |
| <i>handle</i>  | Handle used for the request.                     |
| <i>key</i>     | 0-mod-4 aligned pointer to AES key.              |
| <i>keySize</i> | AES key size in bytes. Shall equal 16, 24 or 32. |

Returns

status from set key operation

##### 4.0.68.4.2 status\_t HASHCRYPT\_AES\_EncryptEcb ( HASHCRYPT\_Type \* *base*, hashcrypt\_handle\_t \* *handle*, const uint8\_t \* *plaintext*, uint8\_t \* *ciphertext*, size\_t *size* )

Encrypts AES. The source plaintext and destination ciphertext can overlap in system memory.

Parameters

|  |                  |                                   |
|--|------------------|-----------------------------------|
|  | <i>base</i>      | HASHCRYPT peripheral base address |
|  | <i>handle</i>    | Handle used for this request.     |
|  | <i>plaintext</i> | Input plain text to encrypt       |

|     |                   |                                                                       |
|-----|-------------------|-----------------------------------------------------------------------|
| out | <i>ciphertext</i> | Output cipher text                                                    |
|     | <i>size</i>       | Size of input and output data in bytes. Must be multiple of 16 bytes. |

Returns

Status from encrypt operation

**4.0.68.4.3** `status_t HASHCRYPT_AES_DecryptEcb ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * ciphertext, uint8_t * plaintext, size_t  
size )`

Decrypts AES. The source ciphertext and destination plaintext can overlap in system memory.

Parameters

|     |                   |                                                                       |
|-----|-------------------|-----------------------------------------------------------------------|
|     | <i>base</i>       | HASHCRYPT peripheral base address                                     |
|     | <i>handle</i>     | Handle used for this request.                                         |
|     | <i>ciphertext</i> | Input plain text to encrypt                                           |
| out | <i>plaintext</i>  | Output cipher text                                                    |
|     | <i>size</i>       | Size of input and output data in bytes. Must be multiple of 16 bytes. |

Returns

Status from decrypt operation

**4.0.68.4.4** `status_t HASHCRYPT_AES_EncryptCbc ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * plaintext, uint8_t * ciphertext, size_t  
size, const uint8_t iv[16] )`

Parameters

|  |                  |                                   |
|--|------------------|-----------------------------------|
|  | <i>base</i>      | HASHCRYPT peripheral base address |
|  | <i>handle</i>    | Handle used for this request.     |
|  | <i>plaintext</i> | Input plain text to encrypt       |

|     |                   |                                                                       |
|-----|-------------------|-----------------------------------------------------------------------|
| out | <i>ciphertext</i> | Output cipher text                                                    |
|     | <i>size</i>       | Size of input and output data in bytes. Must be multiple of 16 bytes. |
|     | <i>iv</i>         | Input initial vector to combine with the first input block.           |

Returns

Status from encrypt operation

**4.0.68.4.5** `status_t HASHCRYPT_AES_DecryptCbc ( HASHCRYPT_Type * base,  
hashcrypt_handle_t * handle, const uint8_t * ciphertext, uint8_t * plaintext, size_t  
size, const uint8_t iv[16] )`

Parameters

|     |                   |                                                                       |
|-----|-------------------|-----------------------------------------------------------------------|
|     | <i>base</i>       | HASHCRYPT peripheral base address                                     |
|     | <i>handle</i>     | Handle used for this request.                                         |
|     | <i>ciphertext</i> | Input cipher text to decrypt                                          |
| out | <i>plaintext</i>  | Output plain text                                                     |
|     | <i>size</i>       | Size of input and output data in bytes. Must be multiple of 16 bytes. |
|     | <i>iv</i>         | Input initial vector to combine with the first input block.           |

Returns

Status from decrypt operation

**4.0.68.4.6** `status_t HASHCRYPT_AES_CryptCtr ( HASHCRYPT_Type * base, hashcrypt_handle_t  
* handle, const uint8_t * input, uint8_t * output, size_t size, uint8_t counter[HASH-  
CRYPT_AES_BLOCK_SIZE], uint8_t counterlast[HASHCRYPT_AES_BLOCK_SIZE],  
size_t * szLeft )`

Encrypts or decrypts AES using CTR block mode. AES CTR mode uses only forward AES cipher and same algorithm for encryption and decryption. The only difference between encryption and decryption is that, for encryption, the input argument is plain text and the output argument is cipher text. For decryption, the input argument is cipher text and the output argument is plain text.



## Parameters

|         |                    |                                                                                                                                |
|---------|--------------------|--------------------------------------------------------------------------------------------------------------------------------|
|         | <i>base</i>        | HASHCRYPT peripheral base address                                                                                              |
|         | <i>handle</i>      | Handle used for this request.                                                                                                  |
|         | <i>input</i>       | Input data for CTR block mode                                                                                                  |
| out     | <i>output</i>      | Output data for CTR block mode                                                                                                 |
|         | <i>size</i>        | Size of input and output data in bytes                                                                                         |
| in, out | <i>counter</i>     | Input counter (updates on return)                                                                                              |
| out     | <i>counterlast</i> | Output cipher of last counter, for chained CTR calls (statefull encryption). NULL can be passed if chained calls are not used. |
| out     | <i>szLeft</i>      | Output number of bytes in left unused in counterlast block. NULL can be passed if chained calls are not used.                  |

## Returns

Status from encrypt operation

## 4.0.69 Hashcrypt\_driver\_hash

### 4.0.69.1 Overview

#### Data Structures

- struct [hashcrypt\\_hash\\_ctx\\_t](#)  
*Storage type used to save hash context. [More...](#)*

#### Macros

- #define [HASHCRYPT\\_HASH\\_CTX\\_SIZE](#) 22  
*HASHCRYPT HASH Context size.*

#### Typedefs

- typedef void(\* [hashcrypt\\_callback\\_t](#) )(HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, [status\\_t](#) status, void \*userData)  
*HASHCRYPT background hash callback function.*

#### Functions

- [status\\_t](#) [HASHCRYPT\\_SHA](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_algo\\_t](#) algo, const uint8\_t \*input, size\_t inputSize, uint8\_t \*output, size\_t \*outputSize)  
*Create HASH on given data.*
- [status\\_t](#) [HASHCRYPT\\_SHA\\_Init](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, [hashcrypt\\_algo\\_t](#) algo)  
*Initialize HASH context.*
- [status\\_t](#) [HASHCRYPT\\_SHA\\_Update](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, const uint8\_t \*input, size\_t inputSize)  
*Add data to current HASH.*
- [status\\_t](#) [HASHCRYPT\\_SHA\\_Finish](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, uint8\_t \*output, size\_t \*outputSize)  
*Finalize hashing.*

### 4.0.69.2 Data Structure Documentation

#### 4.0.69.2.1 struct hashcrypt\_hash\_ctx\_t

##### Data Fields

- uint32\_t x [[HASHCRYPT\\_HASH\\_CTX\\_SIZE](#)]  
*storage*

### 4.0.69.3 Macro Definition Documentation

4.0.69.3.1 **#define** HASHCRYPT\_HASH\_CTX\_SIZE 22

### 4.0.69.4 Typedef Documentation

4.0.69.4.1 **typedef** void(\* hashcrypt\_callback\_t)(HASHCRYPT\_Type \*base, hashcrypt\_hash\_ctx\_t \*ctx, status\_t status, void \*userData)

### 4.0.69.5 Function Documentation

4.0.69.5.1 **status\_t** HASHCRYPT\_SHA ( HASHCRYPT\_Type \* *base*, hashcrypt\_algo\_t *algo*, **const** uint8\_t \* *input*, **size\_t** *inputSize*, uint8\_t \* *output*, **size\_t** \* *outputSize* )

Perform the full SHA in one function call. The function is blocking.

## Parameters

|     |                   |                                                               |
|-----|-------------------|---------------------------------------------------------------|
|     | <i>base</i>       | HASHCRYPT peripheral base address                             |
|     | <i>algo</i>       | Underlying algorithm to use for hash computation.             |
|     | <i>input</i>      | Input data                                                    |
|     | <i>inputSize</i>  | Size of input data in bytes                                   |
| out | <i>output</i>     | Output hash data                                              |
| out | <i>outputSize</i> | Output parameter storing the size of the output hash in bytes |

## Returns

Status of the one call hash operation.

### 4.0.69.5.2 **status\_t HASHCRYPT\_SHA\_Init ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, hashcrypt\_algo\_t *algo* )**

This function initializes the HASH.

## Parameters

|     |             |                                                   |
|-----|-------------|---------------------------------------------------|
|     | <i>base</i> | HASHCRYPT peripheral base address                 |
| out | <i>ctx</i>  | Output hash context                               |
|     | <i>algo</i> | Underlying algorithm to use for hash computation. |

## Returns

Status of initialization

### 4.0.69.5.3 **status\_t HASHCRYPT\_SHA\_Update ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, const uint8\_t \* *input*, size\_t *inputSize* )**

Add data to current HASH. This can be called repeatedly with an arbitrary amount of data to be hashed. The functions blocks. If it returns kStatus\_Success, the running hash has been updated (HASHCRYPT has processed the input data), so the memory at *input* pointer can be released back to system. The HASHCRYPT context buffer is updated with the running hash and with all necessary information to support possible context switch.

## Parameters

|                |                  |                                   |
|----------------|------------------|-----------------------------------|
|                | <i>base</i>      | HASHCRYPT peripheral base address |
| <i>in, out</i> | <i>ctx</i>       | HASH context                      |
|                | <i>input</i>     | Input data                        |
|                | <i>inputSize</i> | Size of input data in bytes       |

## Returns

Status of the hash update operation

**4.0.69.5.4** `status_t HASHCRYPT_SHA_Finish ( HASHCRYPT_Type * base, hashcrypt_hash_ctx_t * ctx, uint8_t * output, size_t * outputSize )`

Outputs the final hash (computed by HASHCRYPT\_HASH\_Update()) and erases the context.

## Parameters

|                |                   |                                                                                                                                                                            |
|----------------|-------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                | <i>base</i>       | HASHCRYPT peripheral base address                                                                                                                                          |
| <i>in, out</i> | <i>ctx</i>        | Input hash context                                                                                                                                                         |
| <i>out</i>     | <i>output</i>     | Output hash data                                                                                                                                                           |
| <i>in, out</i> | <i>outputSize</i> | Optional parameter (can be passed as NULL). On function entry, it specifies the size of output[] buffer. On function return, it stores the number of updated output bytes. |

## Returns

Status of the hash finish operation

## 4.0.70 Hashcrypt\_background\_driver\_hash

### 4.0.70.1 Overview

#### Functions

- void [HASHCRYPT\\_SHA\\_SetCallback](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, [hashcrypt\\_callback\\_t](#) callback, void \*userData)  
*Initializes the HASHCRYPT handle for background hashing.*
- status\_t [HASHCRYPT\\_SHA\\_UpdateNonBlocking](#) (HASHCRYPT\_Type \*base, [hashcrypt\\_hash\\_ctx\\_t](#) \*ctx, const uint8\_t \*input, size\_t inputSize)  
*Create running hash on given data.*

### 4.0.70.2 Function Documentation

#### 4.0.70.2.1 void HASHCRYPT\_SHA\_SetCallback ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, hashcrypt\_callback\_t *callback*, void \* *userData* )

This function initializes the hash context for background hashing (Non-blocking) APIs. This is less typical interface to hash function, but can be used for parallel processing, when main CPU has something else to do. Example is digital signature RSASSA-PKCS1-V1\_5-VERIFY((n,e),M,S) algorithm, where background hashing of M can be started, then CPU can compute  $S^e \bmod n$  (in parallel with background hashing) and once the digest becomes available, CPU can proceed to comparison of EM with EM'.

##### Parameters

|     |                 |                                                                                                  |
|-----|-----------------|--------------------------------------------------------------------------------------------------|
|     | <i>base</i>     | HASHCRYPT peripheral base address.                                                               |
| out | <i>ctx</i>      | Hash context.                                                                                    |
|     | <i>callback</i> | Callback function.                                                                               |
|     | <i>userData</i> | User data (to be passed as an argument to callback function, once callback is invoked from isr). |

#### 4.0.70.2.2 status\_t HASHCRYPT\_SHA\_UpdateNonBlocking ( HASHCRYPT\_Type \* *base*, hashcrypt\_hash\_ctx\_t \* *ctx*, const uint8\_t \* *input*, size\_t *inputSize* )

Configures the HASHCRYPT to compute new running hash as AHB master and returns immediately. HASHCRYPT AHB Master mode supports only aligned *input* address and can be called only once per continuous block of data. Every call to this function must be preceded with [HASHCRYPT\\_SHA\\_Init\(\)](#) and finished with [HASHCRYPT\\_SHA\\_Finish\(\)](#). Once callback function is invoked by HASHCRYPT isr, it should set a flag for the main application to finalize the hashing (padding) and to read out the final digest by calling [HASHCRYPT\\_SHA\\_Finish\(\)](#).

## Parameters

|                  |                                                                                                         |
|------------------|---------------------------------------------------------------------------------------------------------|
| <i>base</i>      | HASHCRYPT peripheral base address                                                                       |
| <i>ctx</i>       | Specifies callback. Last incomplete 512-bit block of the input is copied into clear buffer for padding. |
| <i>input</i>     | 32-bit word aligned pointer to Input data.                                                              |
| <i>inputSize</i> | Size of input data in bytes (must be word aligned)                                                      |

## Returns

Status of the hash update operation.

## 4.0.71 Flash\_driver

### 4.0.71.1 Overview

#### Files

- file [fsl\\_iap.h](#)

#### Data Structures

- struct [flash\\_ecc\\_log\\_t](#)  
*Flash ECC log info. [More...](#)*
- struct [flash\\_mode\\_config\\_t](#)  
*Flash controller paramter config. [More...](#)*
- struct [flash\\_ffr\\_config\\_t](#)  
*Flash controller paramter config. [More...](#)*
- struct [flash\\_config\\_t](#)  
*Flash driver state information. [More...](#)*

#### Enumerations

- enum [flash\\_property\\_tag\\_t](#) {  
    [kFLASH\\_PropertyPflashSectorSize](#) = 0x00U,  
    [kFLASH\\_PropertyPflashTotalSize](#) = 0x01U,  
    [kFLASH\\_PropertyPflashBlockSize](#) = 0x02U,  
    [kFLASH\\_PropertyPflashBlockCount](#) = 0x03U,  
    [kFLASH\\_PropertyPflashBlockBaseAddr](#) = 0x04U,  
    [kFLASH\\_PropertyPflashPageSize](#) = 0x30U,  
    [kFLASH\\_PropertyPflashSystemFreq](#) = 0x31U,  
    [kFLASH\\_PropertyFfrSectorSize](#) = 0x40U,  
    [kFLASH\\_PropertyFfrTotalSize](#) = 0x41U,  
    [kFLASH\\_PropertyFfrBlockBaseAddr](#) = 0x42U,  
    [kFLASH\\_PropertyFfrPageSize](#) = 0x43U }  
*Enumeration for various flash properties.*
- enum [\\_flash\\_max\\_erase\\_page\\_value](#) { [kFLASH\\_MaxPagesToErase](#) = 100U }  
*Enumeration for flash max pages to erase.*
- enum [\\_flash\\_alignment\\_property](#) {  
    [kFLASH\\_AlignementUnitVerifyErase](#) = 4,  
    [kFLASH\\_AlignementUnitProgram](#) = 512,  
    [kFLASH\\_AlignementUnitSingleWordRead](#) = 16 }  
*Enumeration for flash alignment property.*
- enum [\\_flash\\_read\\_ecc\\_option](#) { , [kFLASH\\_ReadWithEccOff](#) = 1 }  
*Enumeration for flash read ecc option.*
- enum [\\_flash\\_read\\_margin\\_option](#) {



```

kFLASH_ReadMarginNormal = 0,
kFLASH_ReadMarginVsProgram = 1,
kFLASH_ReadMarginVsErase = 2,
kFLASH_ReadMarginIllegalBitCombination = 3 }

```

*Enumeration for flash read margin option.*

- enum `_flash_read_dmacc_option` {  
`kFLASH_ReadDmaccDisabled` = 0,  
`kFLASH_ReadDmaccEnabled` = 1 }

*Enumeration for flash read dmacc option.*

- enum `_flash_ramp_control_option` {  
`kFLASH_RampControlDivisionFactorReserved` = 0,  
`kFLASH_RampControlDivisionFactor256` = 1,  
`kFLASH_RampControlDivisionFactor128` = 2,  
`kFLASH_RampControlDivisionFactor64` = 3 }

*Enumeration for flash ramp control option.*

## Variables

- uint32\_t `flash_config_t::PFlashBlockBase`  
*A base address of the first PFlash block.*
- uint32\_t `flash_config_t::PFlashTotalSize`  
*The size of the combined PFlash block.*
- uint32\_t `flash_config_t::PFlashBlockCount`  
*A number of PFlash blocks.*
- uint32\_t `flash_config_t::PFlashPageSize`  
*The size in bytes of a page of PFlash.*
- uint32\_t `flash_config_t::PFlashSectorSize`  
*The size in bytes of a sector of PFlash.*

## Flash version

- enum `_flash_driver_version_constants` {  
`kFLASH_DriverVersionName` = 'F',  
`kFLASH_DriverVersionMajor` = 2,  
`kFLASH_DriverVersionMinor` = 0,  
`kFLASH_DriverVersionBugfix` = 2 }
- Flash driver version for ROM.*
- #define `MAKE_VERSION`(major, minor, bugfix) (((major) << 16) | ((minor) << 8) | (bugfix))  
*Constructs the version number for drivers.*
  - #define `FSL_FLASH_DRIVER_VERSION` (`MAKE_VERSION`(2, 1, 3))  
*Flash driver version for SDK.*

## Flash configuration

- #define `FSL_FEATURE_FLASH_IP_IS_C040HD_ATFC` (1)  
*Flash IP Type.*
- #define `FSL_FEATURE_FLASH_IP_IS_C040HD_FC` (0)

## Flash status

- enum `_flash_status` {  
    `kStatus_FLASH_Success` = MAKE\_STATUS(kStatusGroupGeneric, 0),  
    `kStatus_FLASH_InvalidArgument` = MAKE\_STATUS(kStatusGroupGeneric, 4),  
    `kStatus_FLASH_SizeError` = MAKE\_STATUS(kStatusGroupFlashDriver, 0),  
    `kStatus_FLASH_AlignmentError`,  
    `kStatus_FLASH_AddressError` = MAKE\_STATUS(kStatusGroupFlashDriver, 2),  
    `kStatus_FLASH_AccessError`,  
    `kStatus_FLASH_ProtectionViolation`,  
    `kStatus_FLASH_CommandFailure`,  
    `kStatus_FLASH_UnknownProperty` = MAKE\_STATUS(kStatusGroupFlashDriver, 6),  
    `kStatus_FLASH_EraseKeyError` = MAKE\_STATUS(kStatusGroupFlashDriver, 7),  
    `kStatus_FLASH_RegionExecuteOnly`,  
    `kStatus_FLASH_ExecuteInRamFunctionNotReady`,  
    `kStatus_FLASH_CommandNotSupported` = MAKE\_STATUS(kStatusGroupFlashDriver, 11),  
    `kStatus_FLASH_ReadOnlyProperty` = MAKE\_STATUS(kStatusGroupFlashDriver, 12),  
    `kStatus_FLASH_InvalidPropertyValue`,  
    `kStatus_FLASH_InvalidSpeculationOption`,  
    `kStatus_FLASH_EccError`,  
    `kStatus_FLASH_CompareError`,  
    `kStatus_FLASH_RegulationLoss` = MAKE\_STATUS(kStatusGroupFlashDriver, 0x12),  
    `kStatus_FLASH_InvalidWaitStateCycles`,  
    `kStatus_FLASH_OutOfDateCfpaPage`,  
    `kStatus_FLASH_BlankIfrPageData` = MAKE\_STATUS(kStatusGroupFlashDriver, 0x21),  
    `kStatus_FLASH_EncryptedRegionsEraseNotDoneAtOnce`,  
    `kStatus_FLASH_ProgramVerificationNotAllowed`,  
    `kStatus_FLASH_HashCheckError`,  
    `kStatus_FLASH_SealedFfrRegion` = MAKE\_STATUS(kStatusGroupFlashDriver, 0x25),  
    `kStatus_FLASH_FfrRegionWriteBroken`,  
    `kStatus_FLASH_NmpaAccessNotAllowed`,  
    `kStatus_FLASH_CmpaCfgDirectEraseNotAllowed`,  
    `kStatus_FLASH_FfrBankIsLocked` = MAKE\_STATUS(kStatusGroupFlashDriver, 0x29) }

*Flash driver status codes.*

- #define `kStatusGroupGeneric` 0  
    *Flash driver status group.*
- #define `kStatusGroupFlashDriver` 1
- #define `MAKE_STATUS`(group, code) (((group)\*100) + (code))

*Constructs a status code value from a group and a code number.*

## Flash API key

- enum `_flash_driver_api_keys` { `kFLASH_ApiEraseKey` = FOUR\_CHAR\_CODE('l', 'f', 'e', 'k') }  
    *Enumeration for Flash driver API keys.*
- #define `FOUR_CHAR_CODE`(a, b, c, d) (((d) << 24) | ((c) << 16) | ((b) << 8) | ((a)))  
    *Constructs the four character code for the Flash driver API key.*

## Initialization

- [status\\_t FLASH\\_Init](#) ([flash\\_config\\_t](#) \*config)  
*Initializes the global flash properties structure members.*

## Erasing

- [status\\_t FLASH\\_Erase](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, uint32\_t key)  
*Erases the flash sectors encompassed by parameters passed into function.*

## Programming

- [status\\_t FLASH\\_Program](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint8\_t \*src, uint32\_t lengthInBytes)  
*Programs flash with data at locations passed in through parameters.*

## Verification

- [status\\_t FLASH\\_VerifyErase](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes)  
*Verifies an erasure of the desired flash area at a specified margin level.*
- [status\\_t FLASH\\_VerifyProgram](#) ([flash\\_config\\_t](#) \*config, uint32\_t start, uint32\_t lengthInBytes, const uint8\_t \*expectedData, uint32\_t \*failedAddress, uint32\_t \*failedData)  
*Verifies programming of the desired flash area at a specified margin level.*

## Properties

- [status\\_t FLASH\\_GetProperty](#) ([flash\\_config\\_t](#) \*config, [flash\\_property\\_tag\\_t](#) whichProperty, uint32\_t \*value)  
*Returns the desired flash property.*

### 4.0.71.2 Data Structure Documentation

#### 4.0.71.2.1 struct flash\_ecc\_log\_t

#### 4.0.71.2.2 struct flash\_mode\_config\_t

#### 4.0.71.2.3 struct flash\_ffr\_config\_t

#### 4.0.71.2.4 struct flash\_config\_t

An instance of this structure is allocated by the user of the flash driver and passed into each of the driver APIs.

## Data Fields

- uint32\_t [PFlashBlockBase](#)  
*A base address of the first PFlash block.*
- uint32\_t [PFlashTotalSize](#)  
*The size of the combined PFlash block.*
- uint32\_t [PFlashBlockCount](#)  
*A number of PFlash blocks.*
- uint32\_t [PFlashPageSize](#)  
*The size in bytes of a page of PFlash.*
- uint32\_t [PFlashSectorSize](#)  
*The size in bytes of a sector of PFlash.*

### 4.0.71.3 Macro Definition Documentation

**4.0.71.3.1** `#define MAKE_VERSION( major, minor, bugfix ) (((major) << 16) | ((minor) << 8) | (bugfix))`

**4.0.71.3.2** `#define FSL_FLASH_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))`

Version 2.1.3

**4.0.71.3.3** `#define FSL_FEATURE_FLASH_IP_IS_C040HD_ATFC (1)`

**4.0.71.3.4** `#define kStatusGroupGeneric 0`

**4.0.71.3.5** `#define MAKE_STATUS( group, code ) (((group)*100) + (code))`

**4.0.71.3.6** `#define FOUR_CHAR_CODE( a, b, c, d ) (((d) << 24) | ((c) << 16) | ((b) << 8) | ((a)))`

### 4.0.71.4 Enumeration Type Documentation

#### 4.0.71.4.1 `enum _flash_driver_version_constants`

Enumerator

- |                                   |                                  |
|-----------------------------------|----------------------------------|
| <i>kFLASH_DriverVersionName</i>   | Flash driver version name.       |
| <i>kFLASH_DriverVersionMajor</i>  | Major flash driver version.      |
| <i>kFLASH_DriverVersionMinor</i>  | Minor flash driver version.      |
| <i>kFLASH_DriverVersionBugfix</i> | Bugfix for flash driver version. |

#### 4.0.71.4.2 enum \_flash\_status

##### Enumerator

- kStatus\_FLASH\_Success*** API is executed successfully.
- kStatus\_FLASH\_InvalidArgument*** Invalid argument.
- kStatus\_FLASH\_SizeError*** Error size.
- kStatus\_FLASH\_AlignmentError*** Parameter is not aligned with the specified baseline.
- kStatus\_FLASH\_AddressError*** Address is out of range.
- kStatus\_FLASH\_AccessError*** Invalid instruction codes and out-of bound addresses.
- kStatus\_FLASH\_ProtectionViolation*** The program/erase operation is requested to execute on protected areas.
- kStatus\_FLASH\_CommandFailure*** Run-time error during command execution.
- kStatus\_FLASH\_UnknownProperty*** Unknown property.
- kStatus\_FLASH\_EraseKeyError*** API erase key is invalid.
- kStatus\_FLASH\_RegionExecuteOnly*** The current region is execute-only.
- kStatus\_FLASH\_ExecuteInRamFunctionNotReady*** Execute-in-RAM function is not available.
- kStatus\_FLASH\_CommandNotSupported*** Flash API is not supported.
- kStatus\_FLASH\_ReadOnlyProperty*** The flash property is read-only.
- kStatus\_FLASH\_InvalidPropertyValue*** The flash property value is out of range.
- kStatus\_FLASH\_InvalidSpeculationOption*** The option of flash prefetch speculation is invalid.
- kStatus\_FLASH\_EccError*** A correctable or uncorrectable error during command execution.
- kStatus\_FLASH\_CompareError*** Destination and source memory contents do not match.
- kStatus\_FLASH\_RegulationLoss*** A loss of regulation during read.
- kStatus\_FLASH\_InvalidWaitStateCycles*** The wait state cycle set to r/w mode is invalid.
- kStatus\_FLASH\_OutOfDateCfpaPage*** CFPA page version is out of date.
- kStatus\_FLASH\_BlankIfrPageData*** Blank page cannot be read.
- kStatus\_FLASH\_EncryptedRegionsEraseNotDoneAtOnce*** Encrypted flash subregions are not erased at once.
- kStatus\_FLASH\_ProgramVerificationNotAllowed*** Program verification is not allowed when the encryption is enabled.
- kStatus\_FLASH\_HashCheckError*** Hash check of page data is failed.
- kStatus\_FLASH\_SealedFfrRegion*** The FFR region is sealed.
- kStatus\_FLASH\_FfrRegionWriteBroken*** The FFR Spec region is not allowed to be written discontinuously.
- kStatus\_FLASH\_NmpaAccessNotAllowed*** The NMPA region is not allowed to be read/written/erased.
- kStatus\_FLASH\_CmpaCfgDirectEraseNotAllowed*** The CMPA Cfg region is not allowed to be erased directly.
- kStatus\_FLASH\_FfrBankIsLocked*** The FFR bank region is locked.

#### 4.0.71.4.3 enum \_flash\_driver\_api\_keys

## Note

The resulting value is built with a byte order such that the string being readable in expected order when viewed in a hex editor, if the value is treated as a 32-bit little endian value.

## Enumerator

***kFLASH\_ApiEraseKey*** Key value used to validate all flash erase APIs.

### 4.0.71.4.4 enum flash\_property\_tag\_t

## Enumerator

***kFLASH\_PropertyPflashSectorSize*** Pflash sector size property.  
***kFLASH\_PropertyPflashTotalSize*** Pflash total size property.  
***kFLASH\_PropertyPflashBlockSize*** Pflash block size property.  
***kFLASH\_PropertyPflashBlockCount*** Pflash block count property.  
***kFLASH\_PropertyPflashBlockBaseAddr*** Pflash block base address property.  
***kFLASH\_PropertyPflashPageSize*** Pflash page size property.  
***kFLASH\_PropertyPflashSystemFreq*** System Frequency System Frequency.  
***kFLASH\_PropertyFfrSectorSize*** FFR sector size property.  
***kFLASH\_PropertyFfrTotalSize*** FFR total size property.  
***kFLASH\_PropertyFfrBlockBaseAddr*** FFR block base address property.  
***kFLASH\_PropertyFfrPageSize*** FFR page size property.

### 4.0.71.4.5 enum \_flash\_max\_erase\_page\_value

## Enumerator

***kFLASH\_MaxPagesToErase*** The max value in pages to erase.

### 4.0.71.4.6 enum \_flash\_alignment\_property

## Enumerator

***kFLASH\_AlignementUnitVerifyErase*** The alignment unit in bytes used for verify erase operation.  
***kFLASH\_AlignementUnitProgram*** The alignment unit in bytes used for program operation.  
***kFLASH\_AlignementUnitSingleWordRead*** The alignment unit in bytes used for verify program operation. The alignment unit in bytes used for SingleWordRead command.

### 4.0.71.4.7 enum \_flash\_read\_ecc\_option

## Enumerator

***kFLASH\_ReadWithEccOff*** ECC is on.

#### 4.0.71.4.8 enum \_flash\_read\_margin\_option

Enumerator

*kFLASH\_ReadMarginNormal* Normal read.  
*kFLASH\_ReadMarginVsProgram* Margin vs. program  
*kFLASH\_ReadMarginVsErase* Margin vs. erase  
*kFLASH\_ReadMarginIllegalBitCombination* Illegal bit combination.

#### 4.0.71.4.9 enum \_flash\_read\_dmacc\_option

Enumerator

*kFLASH\_ReadDmaccDisabled* Memory word.  
*kFLASH\_ReadDmaccEnabled* DMACC word.

#### 4.0.71.4.10 enum \_flash\_ramp\_control\_option

Enumerator

*kFLASH\_RampControlDivisionFactorReserved* Reserved.  
*kFLASH\_RampControlDivisionFactor256*  $\text{clk48mhz} / 256 = 187.5\text{KHz}$   
*kFLASH\_RampControlDivisionFactor128*  $\text{clk48mhz} / 128 = 375\text{KHz}$   
*kFLASH\_RampControlDivisionFactor64*  $\text{clk48mhz} / 64 = 750\text{KHz}$

### 4.0.71.5 Function Documentation

#### 4.0.71.5.1 status\_t FLASH\_Init ( flash\_config\_t \* config )

This function checks and initializes the Flash module for the other Flash APIs.

Parameters

|               |                                                      |
|---------------|------------------------------------------------------|
| <i>config</i> | Pointer to the storage for the driver runtime state. |
|---------------|------------------------------------------------------|

Return values

|                              |                                |
|------------------------------|--------------------------------|
| <i>kStatus_FLASH_Success</i> | API was executed successfully. |
|------------------------------|--------------------------------|

|                                          |                                                                |
|------------------------------------------|----------------------------------------------------------------|
| <i>kStatus_FLASH_InvalidArgument</i>     | An invalid argument is provided.                               |
| <i>kStatus_FLASH_CommandFailure</i>      | Run-time error during the command execution.                   |
| <i>kStatus_FLASH_CommandNotSupported</i> | Flash API is not supported.                                    |
| <i>kStatus_FLASH_EccError</i>            | A correctable or uncorrectable error during command execution. |

#### 4.0.71.5.2 **status\_t FLASH\_Erase ( flash\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, uint32\_t *key* )**

This function erases the appropriate number of flash sectors based on the desired start address and length.

Parameters

|                      |                                                                                                            |
|----------------------|------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | The pointer to the storage for the driver runtime state.                                                   |
| <i>start</i>         | The start address of the desired flash memory to be erased. The start address need to be 512bytes-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words) to be erased. Must be 512bytes-aligned.               |
| <i>key</i>           | The value used to validate all flash erase APIs.                                                           |

Return values

|                                      |                                                           |
|--------------------------------------|-----------------------------------------------------------|
| <i>kStatus_FLASH_Success</i>         | API was executed successfully.                            |
| <i>kStatus_FLASH_InvalidArgument</i> | An invalid argument is provided.                          |
| <i>kStatus_FLASH_AlignmentError</i>  | The parameter is not aligned with the specified baseline. |
| <i>kStatus_FLASH_AddressError</i>    | The address is out of range.                              |
| <i>kStatus_FLASH_EraseKeyError</i>   | The API erase key is invalid.                             |



|                                          |                                                                |
|------------------------------------------|----------------------------------------------------------------|
| <i>kStatus_FLASH_CommandFailure</i>      | Run-time error during the command execution.                   |
| <i>kStatus_FLASH_CommandNotSupported</i> | Flash API is not supported.                                    |
| <i>kStatus_FLASH_EccError</i>            | A correctable or uncorrectable error during command execution. |

#### 4.0.71.5.3 **status\_t FLASH\_Program ( flash\_config\_t \* *config*, uint32\_t *start*, uint8\_t \* *src*, uint32\_t *lengthInBytes* )**

This function programs the flash memory with the desired data for a given flash area as determined by the start address and the length.

Parameters

|                      |                                                                                                   |
|----------------------|---------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                            |
| <i>start</i>         | The start address of the desired flash memory to be programmed. Must be 512bytes-aligned.         |
| <i>src</i>           | A pointer to the source buffer of data that is to be programmed into the flash.                   |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be programmed. Must be 512bytes-aligned. |

Return values

|                                      |                                                        |
|--------------------------------------|--------------------------------------------------------|
| <i>kStatus_FLASH_Success</i>         | API was executed successfully.                         |
| <i>kStatus_FLASH_InvalidArgument</i> | An invalid argument is provided.                       |
| <i>kStatus_FLASH_AlignmentError</i>  | Parameter is not aligned with the specified baseline.  |
| <i>kStatus_FLASH_AddressError</i>    | Address is out of range.                               |
| <i>kStatus_FLASH_AccessError</i>     | Invalid instruction codes and out-of bounds addresses. |

|                                          |                                                                |
|------------------------------------------|----------------------------------------------------------------|
| <i>kStatus_FLASH_CommandFailure</i>      | Run-time error during the command execution.                   |
| <i>kStatus_FLASH_CommandFailure</i>      | Run-time error during the command execution.                   |
| <i>kStatus_FLASH_CommandNotSupported</i> | Flash API is not supported.                                    |
| <i>kStatus_FLASH_EccError</i>            | A correctable or uncorrectable error during command execution. |

#### 4.0.71.5.4 **status\_t FLASH\_VerifyErase ( flash\_config\_t \* config, uint32\_t start, uint32\_t lengthInBytes )**

This function checks the appropriate number of flash sectors based on the desired start address and length to check whether the flash is erased to the specified read margin level.

Parameters

|                      |                                                                                                              |
|----------------------|--------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                       |
| <i>start</i>         | The start address of the desired flash memory to be verified. The start address need to be 512bytes-aligned. |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be verified. Must be 512bytes-aligned.              |
| <i>margin</i>        | Read margin choice.                                                                                          |

Return values

|                                      |                                                   |
|--------------------------------------|---------------------------------------------------|
| <i>kStatus_FLASH_Success</i>         | API was executed successfully.                    |
| <i>kStatus_FLASH_InvalidArgument</i> | An invalid argument is provided.                  |
| <i>kStatus_FLASH_AlignmentError</i>  | Parameter is not aligned with specified baseline. |
| <i>kStatus_FLASH_AddressError</i>    | Address is out of range.                          |

|                                          |                                                                |
|------------------------------------------|----------------------------------------------------------------|
| <i>kStatus_FLASH_Access-Error</i>        | Invalid instruction codes and out-of bounds addresses.         |
| <i>kStatus_FLASH-CommandFailure</i>      | Run-time error during the command execution.                   |
| <i>kStatus_FLASH-CommandFailure</i>      | Run-time error during the command execution.                   |
| <i>kStatus_FLASH-CommandNotSupported</i> | Flash API is not supported.                                    |
| <i>kStatus_FLASH-Ecc-Error</i>           | A correctable or uncorrectable error during command execution. |

**4.0.71.5.5 status\_t FLASH\_VerifyProgram ( flash\_config\_t \* *config*, uint32\_t *start*, uint32\_t *lengthInBytes*, const uint8\_t \* *expectedData*, uint32\_t \* *failedAddress*, uint32\_t \* *failedData* )**

This function verifies the data programed in the flash memory using the Flash Program Check Command and compares it to the expected data for a given flash area as determined by the start address and length.

Parameters

|                      |                                                                                                                                                                     |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                                                                                                              |
| <i>start</i>         | The start address of the desired flash memory to be verified. need be 512bytes-aligned.                                                                             |
| <i>lengthInBytes</i> | The length, given in bytes (not words or long-words), to be verified. need be 512bytes-aligned.                                                                     |
| <i>expectedData</i>  | A pointer to the expected data that is to be verified against.                                                                                                      |
| <i>margin</i>        | Read margin choice.                                                                                                                                                 |
| <i>failedAddress</i> | A pointer to the returned failing address.                                                                                                                          |
| <i>failedData</i>    | A pointer to the returned failing data. Some derivatives do not include failed data as part of the FCCOBx registers. In this case, zeros are returned upon failure. |

Return values

|                                       |                                  |
|---------------------------------------|----------------------------------|
| <i>kStatus_FLASH_Success</i>          | API was executed successfully.   |
| <i>kStatus_FLASH_Invalid-Argument</i> | An invalid argument is provided. |

|                                                |                                                                |
|------------------------------------------------|----------------------------------------------------------------|
| <i>kStatus_FLASH_-<br/>AlignmentError</i>      | Parameter is not aligned with specified baseline.              |
| <i>kStatus_FLASH_Address-<br/>Error</i>        | Address is out of range.                                       |
| <i>kStatus_FLASH_Access-<br/>Error</i>         | Invalid instruction codes and out-of bounds addresses.         |
| <i>kStatus_FLASH_-<br/>CommandFailure</i>      | Run-time error during the command execution.                   |
| <i>kStatus_FLASH_-<br/>CommandFailure</i>      | Run-time error during the command execution.                   |
| <i>kStatus_FLASH_-<br/>CommandNotSupported</i> | Flash API is not supported.                                    |
| <i>kStatus_FLASH_Ecc-<br/>Error</i>            | A correctable or uncorrectable error during command execution. |

#### 4.0.71.5.6 status\_t FLASH\_GetProperty ( flash\_config\_t \* *config*, flash\_property\_tag\_t *whichProperty*, uint32\_t \* *value* )

##### Parameters

|                      |                                                                               |
|----------------------|-------------------------------------------------------------------------------|
| <i>config</i>        | A pointer to the storage for the driver runtime state.                        |
| <i>whichProperty</i> | The desired property from the list of properties in enum flash_property_tag_t |
| <i>value</i>         | A pointer to the value returned for the desired flash property.               |

##### Return values

|                                            |                                  |
|--------------------------------------------|----------------------------------|
| <i>kStatus_FLASH_Success</i>               | API was executed successfully.   |
| <i>kStatus_FLASH_Invalid-<br/>Argument</i> | An invalid argument is provided. |
| <i>kStatus_FLASH_-<br/>UnknownProperty</i> | An unknown property tag.         |

#### **4.0.71.6 Variable Documentation**

**4.0.71.6.1 uint32\_t flash\_config\_t::PFlashTotalSize**

**4.0.71.6.2 uint32\_t flash\_config\_t::PFlashBlockCount**

**4.0.71.6.3 uint32\_t flash\_config\_t::PFlashPageSize**

**4.0.71.6.4 uint32\_t flash\_config\_t::PFlashSectorSize**

## 4.0.72 Flash\_ifr\_driver

### 4.0.72.1 Overview

#### Files

- file [fsl\\_iap\\_ffr.h](#)

#### Macros

- #define [ALIGN\\_DOWN](#)(x, a) ((x) & (uint32\_t)(-((int32\_t)(a))))  
*Alignment(down) utility.*
- #define [ALIGN\\_UP](#)(x, a) (-((int32\_t)((uint32\_t)(-((int32\_t)(x))) & (uint32\_t)(-((int32\_t)(a))))))  
*Alignment(up) utility.*

#### Enumerations

- enum [\\_flash\\_ffr\\_page\\_offset](#) {  
    [kFfrPageOffset\\_CFPA](#) = 0,  
    [kFfrPageOffset\\_CFPA\\_Scratch](#) = 0,  
    [kFfrPageOffset\\_CFPA\\_Cfg](#) = 1,  
    [kFfrPageOffset\\_CFPA\\_CfgPong](#) = 2,  
    [kFfrPageOffset\\_CMPA](#) = 3,  
    [kFfrPageOffset\\_CMPA\\_Cfg](#) = 3,  
    [kFfrPageOffset\\_CMPA\\_Key](#) = 4,  
    [kFfrPageOffset\\_NMPA](#) = 7,  
    [kFfrPageOffset\\_NMPA\\_Romcp](#) = 7,  
    [kFfrPageOffset\\_NMPA\\_Repair](#) = 9,  
    [kFfrPageOffset\\_NMPA\\_Cfg](#) = 15,  
    [kFfrPageOffset\\_NMPA\\_End](#) = 16 }  
• enum [\\_flash\\_ffr\\_page\\_num](#) {  
    [kFfrPageNum\\_CFPA](#) = 3,  
    [kFfrPageNum\\_CMPA](#) = 4,  
    [kFfrPageNum\\_NMPA](#) = 10 }

#### Variables

- uint32\_t [cfpa\\_cfg\\_info\\_t::header](#)  
    [0x000-0x003]
- uint32\_t [cfpa\\_cfg\\_info\\_t::version](#)  
    [0x004-0x007]
- uint32\_t [cfpa\\_cfg\\_info\\_t::secureFwVersion](#)  
    [0x008-0x00b]
- uint32\_t [cfpa\\_cfg\\_info\\_t::nsFwVersion](#)  
    [0x00c-0x00f]
- uint32\_t [cfpa\\_cfg\\_info\\_t::imageKeyRevoke](#)

- *[0x010-0x013]*  
uint8\_t cfpa\_cfg\_info\_t::reserved0 [4]
- *[0x014-0x017]*  
uint32\_t cfpa\_cfg\_info\_t::rotkhRevoke
- *[0x018-0x01b]*  
uint32\_t cfpa\_cfg\_info\_t::vendorUsage
- *[0x01c-0x01f]*  
uint32\_t cfpa\_cfg\_info\_t::dcfgNsPin
- *[0x020-0x013]*  
uint32\_t cfpa\_cfg\_info\_t::dcfgNsDflt
- *[0x024-0x017]*  
uint32\_t cfpa\_cfg\_info\_t::enableFaMode
- *[0x028-0x02b]*  
uint8\_t cfpa\_cfg\_info\_t::reserved1 [4]
- *[0x02c-0x02f]*  
cfpa\_cfg\_iv\_code\_t cfpa\_cfg\_info\_t::ivCodePrinceRegion [3]
- *[0x030-0x0d7]*  
uint8\_t cfpa\_cfg\_info\_t::reserved2 [264]
- *[0x0d8-0x1df]*  
uint8\_t cfpa\_cfg\_info\_t::sha256 [32]
- *[0x1e0-0x1ff]*  
uint32\_t cmpa\_cfg\_info\_t::bootCfg
- *[0x000-0x003]*  
uint32\_t cmpa\_cfg\_info\_t::spiFlashCfg
- *[0x004-0x007]*  
struct {  
} cmpa\_cfg\_info\_t::usbId
- *[0x008-0x00b]*  
uint32\_t cmpa\_cfg\_info\_t::sdioCfg
- *[0x00c-0x00f]*  
uint32\_t cmpa\_cfg\_info\_t::dcfgPin
- *[0x010-0x013]*  
uint32\_t cmpa\_cfg\_info\_t::dcfgDflt
- *[0x014-0x017]*  
uint32\_t cmpa\_cfg\_info\_t::dapVendorUsage
- *[0x018-0x01b]*  
uint32\_t cmpa\_cfg\_info\_t::secureBootCfg
- *[0x01c-0x01f]*  
uint32\_t cmpa\_cfg\_info\_t::princeBaseAddr
- *[0x020-0x023]*  
uint32\_t cmpa\_cfg\_info\_t::princeSr [3]
- *[0x024-0x02f]*  
uint8\_t cmpa\_cfg\_info\_t::reserved0 [32]
- *[0x030-0x04f]*  
uint32\_t cmpa\_cfg\_info\_t::rotkh [8]
- *[0x050-0x06f]*  
uint8\_t cmpa\_cfg\_info\_t::reserved1 [368]
- *[0x070-0x1df]*  
uint8\_t cmpa\_cfg\_info\_t::sha256 [32]
- *[0x1e0-0x1ff]*

- uint16\_t [nmpa\\_cfg\\_info\\_t::fro32kCfg](#)  
[0x000-0x001]
- uint8\_t [nmpa\\_cfg\\_info\\_t::reserved0](#) [6]  
[0x002-0x007]
- uint8\_t [nmpa\\_cfg\\_info\\_t::sysCfg](#)  
[0x008-0x008]
- uint8\_t [nmpa\\_cfg\\_info\\_t::reserved1](#) [7]  
[0x009-0x00f]
- struct {  
} [nmpa\\_cfg\\_info\\_t::GpoInitData](#) [3]  
  
[0x010-0x03f]
- uint32\_t [nmpa\\_cfg\\_info\\_t::GpoDataChecksum](#) [4]  
[0x040-0x04f]
- uint32\_t [nmpa\\_cfg\\_info\\_t::finalTestBatchId](#) [4]  
[0x050-0x05f]
- uint32\_t [nmpa\\_cfg\\_info\\_t::deviceType](#)  
[0x060-0x063]
- uint32\_t [nmpa\\_cfg\\_info\\_t::finalTestProgVersion](#)  
[0x064-0x067]
- uint32\_t [nmpa\\_cfg\\_info\\_t::finalTestDate](#)  
[0x068-0x06b]
- uint32\_t [nmpa\\_cfg\\_info\\_t::finalTestTime](#)  
[0x06c-0x06f]
- uint32\_t [nmpa\\_cfg\\_info\\_t::uuid](#) [4]  
[0x070-0x07f]
- uint8\_t [nmpa\\_cfg\\_info\\_t::reserved2](#) [32]  
[0x080-0x09f]
- uint32\_t [nmpa\\_cfg\\_info\\_t::peripheralCfg](#)  
[0x0a0-0x0a3]
- uint32\_t [nmpa\\_cfg\\_info\\_t::ramSizeCfg](#)  
[0x0a4-0x0a7]
- uint32\_t [nmpa\\_cfg\\_info\\_t::flashSizeCfg](#)  
[0x0a8-0x0ab]
- uint8\_t [nmpa\\_cfg\\_info\\_t::reserved3](#) [36]  
[0x0ac-0x0cf]
- uint8\_t [nmpa\\_cfg\\_info\\_t::fro1mCfg](#)  
[0x0d0-0x0d0]
- uint8\_t [nmpa\\_cfg\\_info\\_t::reserved4](#) [15]  
[0x0d1-0x0df]
- uint32\_t [nmpa\\_cfg\\_info\\_t::dcdc](#) [4]  
[0x0e0-0x0ef]
- uint32\_t [nmpa\\_cfg\\_info\\_t::bod](#)  
[0x0f0-0x0f3]
- uint8\_t [nmpa\\_cfg\\_info\\_t::reserved5](#) [12]  
[0x0f4-0x0ff]
- uint8\_t [nmpa\\_cfg\\_info\\_t::calcHashReserved](#) [192]  
[0x100-0x1bf]
- uint8\_t [nmpa\\_cfg\\_info\\_t::sha256](#) [32]  
[0x1c0-0x1df]
- uint32\_t [nmpa\\_cfg\\_info\\_t::ecidBackup](#) [4]



- `[0x1e0-0x1ef]`  
`uint32_t nmpa_cfg_info_t::pageChecksum [4]`  
`[0x1f0-0x1ff]`

## Flash IFR version

- `#define FSL_FLASH_IFR_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))`  
*Flash IFR driver version for SDK.*

## FFR APIs

- `status_t FFR_Init (flash_config_t *config)`  
*Initializes the global FFR properties structure members.*
- `status_t FFR_Deinit (flash_config_t *config)`  
*Enable firewall for all flash banks.*
- `status_t FFR_InfieldPageWrite (flash_config_t *config, uint8_t *page_data, uint32_t valid_len)`  
*APIs to access CFPA pages.*
- `status_t FFR_GetCustomerInfieldData (flash_config_t *config, uint8_t *pData, uint32_t offset, uint32_t len)`  
*Generic read function, used by customer to read data stored in 'Customer In-field Page.'*
- `status_t FFR_CustFactoryPageWrite (flash_config_t *config, uint8_t *page_data, bool seal_part)`  
*APIs to access CMPA pages.*
- `status_t FFR_GetCustomerData (flash_config_t *config, uint8_t *pData, uint32_t offset, uint32_t len)`  
*Read data stored in 'Customer Factory CFG Page'.*
- `status_t FFR_KeystoreWrite (flash_config_t *config, ffr_key_store_t *pKeyStore)`
- `status_t FFR_KeystoreGetAC (flash_config_t *config, uint8_t *pActivationCode)`
- `status_t FFR_KeystoreGetKC (flash_config_t *config, uint8_t *pKeyCode, ffr_key_type_t key-Index)`
- `status_t FFR_GetUUID (flash_config_t *config, uint8_t *uuid)`  
*APIs to access NMPA pages.*

## 4.0.72.2 Macro Definition Documentation

### 4.0.72.2.1 `#define FSL_FLASH_IFR_DRIVER_VERSION (MAKE_VERSION(2, 1, 3))`

Version 2.1.3.

**4.0.72.2.2** `#define ALIGN_DOWN( x, a ) ((x) & (uint32_t)(~((int32_t)(a))))`

**4.0.72.2.3** `#define ALIGN_UP( x, a ) (~((int32_t)((uint32_t)(~((int32_t)(x))) & (uint32_t)(~((int32_t)(a))))))`

### **4.0.72.3 Enumeration Type Documentation**

#### **4.0.72.3.1 enum \_flash\_ffr\_page\_offset**

Enumerator

*kFfrPageOffset\_CFPA* Customer In-Field programmed area.  
*kFfrPageOffset\_CFPA\_Scratch* CFPA Scratch page.  
*kFfrPageOffset\_CFPA\_Cfg* CFPA Configuration area (Ping page)  
*kFfrPageOffset\_CFPA\_CfgPong* Same as CFPA page (Pong page)  
*kFfrPageOffset\_CMPA* Customer Manufacturing programmed area.  
*kFfrPageOffset\_CMPA\_Cfg* CMPA Configuration area (Part of CMPA)  
*kFfrPageOffset\_CMPA\_Key* Key Store area (Part of CMPA)  
*kFfrPageOffset\_NMPA* NXP Manufacturing programmed area.  
*kFfrPageOffset\_NMPA\_Romcp* ROM patch area (Part of NMPA)  
*kFfrPageOffset\_NMPA\_Repair* Repair area (Part of NMPA)  
*kFfrPageOffset\_NMPA\_Cfg* NMPA configuration area (Part of NMPA)  
*kFfrPageOffset\_NMPA\_End* Reserved (Part of NMPA)

#### **4.0.72.3.2 enum \_flash\_ffr\_page\_num**

Enumerator

*kFfrPageNum\_CFPA* Customer In-Field programmed area.  
*kFfrPageNum\_CMPA* Customer Manufacturing programmed area.  
*kFfrPageNum\_NMPA* NXP Manufacturing programmed area.

### **4.0.72.4 Function Documentation**

**4.0.72.4.1** `status_t FFR_Init ( flash_config_t * config )`

**4.0.72.4.2** `status_t FFR_Deinit ( flash_config_t * config )`

FFR region will be locked, After this function executed.

**4.0.72.4.3** `status_t FFR_GetCustomerInfieldData ( flash_config_t * config, uint8_t * pData,  
uint32_t offset, uint32_t len )`

**4.0.72.4.4** `status_t FFR_CustFactoryPageWrite ( flash_config_t * config, uint8_t * page_data,  
bool seal_part )`

This routine will erase "customer factory page" and program the page with passed data. If 'seal\_part' parameter is TRUE then the routine will compute SHA256 hash of the page contents and then programs the pages. 1. During development customer code uses this API with 'seal\_part' set to FALSE. 2. During manufacturing this parameter should be set to TRUE to seal the part from further modifications

**4.0.72.4.5** `status_t FFR_GetCustomerData ( flash_config_t * config, uint8_t * pData, uint32_t  
offset, uint32_t len )`

**4.0.72.4.6** `status_t FFR_GetUUID ( flash_config_t * config, uint8_t * uuid )`

Read data stored in 'NXP Manufacturing Programmed CFG Page'.

## 4.0.73 Puf\_driver

### 4.0.73.1 Overview

#### Macros

- #define `PUF_GET_KEY_CODE_SIZE_FOR_KEY_SIZE(x)`  $((160u + (((x) << 3) + 255u) >> 8) << 8) >> 3)$   
*Get Key Code size in bytes from key size in bytes at compile time.*

#### Enumerations

- enum `puf_key_slot_t` {  
    `kPUF_KeySlot0` = 0U,  
    `kPUF_KeySlot1` = 1U,  
    `kPUF_KeySlot2` = 2U,  
    `kPUF_KeySlot3` = 3U }

#### Driver version

- #define `FSL_PUF_DRIVER_VERSION` (`MAKE_VERSION(2, 0, 3)`)  
*PUF driver version.*

### 4.0.73.2 Macro Definition Documentation

#### 4.0.73.2.1 #define FSL\_PUF\_DRIVER\_VERSION (MAKE\_VERSION(2, 0, 3))

Version 2.0.3.

Current version: 2.0.3

Change log:

- 2.0.0
  - Initial version.
- 2.0.1
  - Fixed `puf_wait_usec` function optimization issue.
- 2.0.2
  - Add PUF configuration structure and support for PUF SRAM controller. Remove magic constants.
- 2.0.3
  - Fix MISRA C-2012 issue.

**4.0.73.2.2** `#define PUF_GET_KEY_CODE_SIZE_FOR_KEY_SIZE( x ) ((160u + (((x) << 3) + 255u) >> 8) << 8) >> 3)`

### **4.0.73.3 Enumeration Type Documentation**

#### **4.0.73.3.1 enum puf\_key\_slot\_t**

Enumerator

*kPUF\_KeySlot0* PUF key slot 0.  
*kPUF\_KeySlot1* PUF key slot 1.  
*kPUF\_KeySlot2* PUF key slot 2.  
*kPUF\_KeySlot3* PUF key slot 3.

## 4.0.74 GenericList

### 4.0.74.1 Overview

#### Data Structures

- struct [list\\_handle\\_t](#)  
*The list structure. [More...](#)*
- struct [list\\_element\\_handle\\_t](#)  
*The list element. [More...](#)*

#### Enumerations

- enum [list\\_status\\_t](#) {  
    [kLIST\\_Ok](#) = kStatus\_Success,  
    [kLIST\\_DuplicateError](#) = MAKE\_STATUS(kStatusGroup\_LIST, 1),  
    [kLIST\\_Full](#) = MAKE\_STATUS(kStatusGroup\_LIST, 2),  
    [kLIST\\_Empty](#) = MAKE\_STATUS(kStatusGroup\_LIST, 3),  
    [kLIST\\_OrphanElement](#) = MAKE\_STATUS(kStatusGroup\_LIST, 4) }

#### Functions

- void [LIST\\_Init](#) (list\_handle\_t list, uint32\_t max)
- list\_handle\_t [LIST\\_GetList](#) (list\_element\_handle\_t element)  
*Gets the list that contains the given element.*
- list\_status\_t [LIST\\_AddHead](#) (list\_handle\_t list, list\_element\_handle\_t element)  
*Links element to the head of the list.*
- list\_status\_t [LIST\\_AddTail](#) (list\_handle\_t list, list\_element\_handle\_t element)  
*Links element to the tail of the list.*
- list\_element\_handle\_t [LIST\\_RemoveHead](#) (list\_handle\_t list)  
*Unlinks element from the head of the list.*
- list\_element\_handle\_t [LIST\\_GetHead](#) (list\_handle\_t list)  
*Gets head element handle.*
- list\_element\_handle\_t [LIST\\_GetNext](#) (list\_element\_handle\_t element)  
*Gets next element handle for given element handle.*
- list\_element\_handle\_t [LIST\\_GetPrev](#) (list\_element\_handle\_t element)  
*Gets previous element handle for given element handle.*
- list\_status\_t [LIST\\_RemoveElement](#) (list\_element\_handle\_t element)  
*Unlinks an element from its list.*
- list\_status\_t [LIST\\_AddPrevElement](#) (list\_element\_handle\_t element, list\_element\_handle\_t new-Element)  
*Links an element in the previous position relative to a given member of a list.*
- uint32\_t [LIST\\_GetSize](#) (list\_handle\_t list)  
*Gets the current size of a list.*
- uint32\_t [LIST\\_GetAvailableSize](#) (list\_handle\_t list)  
*Gets the number of free places in the list.*

## 4.0.74.2 Data Structure Documentation

### 4.0.74.2.1 struct list\_label\_t

#### Data Fields

- struct list\_element\_tag \* [head](#)  
*list head*
- struct list\_element\_tag \* [tail](#)  
*list tail*
- uint16\_t [size](#)  
*list size*
- uint16\_t [max](#)  
*list max number of elements*

### 4.0.74.2.2 struct list\_element\_t

#### Data Fields

- struct list\_element\_tag \* [next](#)  
*next list element*
- struct list\_element\_tag \* [prev](#)  
*previous list element*
- struct list\_label \* [list](#)  
*pointer to the list*

## 4.0.74.3 Enumeration Type Documentation

### 4.0.74.3.1 enum list\_status\_t

Include

Public macro definitions

Public type definitions

The list status

Enumerator

***kLIST\_Ok*** Success.  
***kLIST\_DuplicateError*** Duplicate Error.  
***kLIST\_Full*** FULL.  
***kLIST\_Empty*** Empty.  
***kLIST\_OrphanElement*** Orphan Element.

#### 4.0.74.4 Function Documentation

##### 4.0.74.4.1 void LIST\_Init ( list\_handle\_t *list*, uint32\_t *max* )

Public prototypes

Initialize the list.

This function initialize the list.

Parameters

|             |                                                        |
|-------------|--------------------------------------------------------|
| <i>list</i> | - List handle to initialize.                           |
| <i>max</i>  | - Maximum number of elements in list. 0 for unlimited. |

##### 4.0.74.4.2 list\_handle\_t LIST\_GetList ( list\_element\_handle\_t *element* )

Parameters

|                |                          |
|----------------|--------------------------|
| <i>element</i> | - Handle of the element. |
|----------------|--------------------------|

Return values

|             |                                                                        |
|-------------|------------------------------------------------------------------------|
| <i>NULL</i> | if element is orphan, Handle of the list the element is inserted into. |
|-------------|------------------------------------------------------------------------|

##### 4.0.74.4.3 list\_status\_t LIST\_AddHead ( list\_handle\_t *list*, list\_element\_handle\_t *element* )

Parameters

|                |                          |
|----------------|--------------------------|
| <i>list</i>    | - Handle of the list.    |
| <i>element</i> | - Handle of the element. |

Return values

|                   |                                                        |
|-------------------|--------------------------------------------------------|
| <i>kLIST_Full</i> | if list is full, kLIST_Ok if insertion was successful. |
|-------------------|--------------------------------------------------------|

##### 4.0.74.4.4 list\_status\_t LIST\_AddTail ( list\_handle\_t *list*, list\_element\_handle\_t *element* )



#### Parameters

|                |                          |
|----------------|--------------------------|
| <i>list</i>    | - Handle of the list.    |
| <i>element</i> | - Handle of the element. |

#### Return values

|                   |                                                        |
|-------------------|--------------------------------------------------------|
| <i>kLIST_Full</i> | if list is full, kLIST_Ok if insertion was successful. |
|-------------------|--------------------------------------------------------|

#### 4.0.74.4.5 list\_element\_handle\_t LIST\_RemoveHead ( list\_handle\_t list )

#### Parameters

|             |                       |
|-------------|-----------------------|
| <i>list</i> | - Handle of the list. |
|-------------|-----------------------|

#### Return values

|             |                                                                                 |
|-------------|---------------------------------------------------------------------------------|
| <i>NULL</i> | if list is empty, handle of removed element(pointer) if removal was successful. |
|-------------|---------------------------------------------------------------------------------|

#### 4.0.74.4.6 list\_element\_handle\_t LIST\_GetHead ( list\_handle\_t list )

#### Parameters

|             |                       |
|-------------|-----------------------|
| <i>list</i> | - Handle of the list. |
|-------------|-----------------------|

#### Return values

|             |                                                                                 |
|-------------|---------------------------------------------------------------------------------|
| <i>NULL</i> | if list is empty, handle of removed element(pointer) if removal was successful. |
|-------------|---------------------------------------------------------------------------------|

#### 4.0.74.4.7 list\_element\_handle\_t LIST\_GetNext ( list\_element\_handle\_t element )

#### Parameters

|                |                          |
|----------------|--------------------------|
| <i>element</i> | - Handle of the element. |
|----------------|--------------------------|

Return values

|             |                                                                                 |
|-------------|---------------------------------------------------------------------------------|
| <i>NULL</i> | if list is empty, handle of removed element(pointer) if removal was successful. |
|-------------|---------------------------------------------------------------------------------|

#### 4.0.74.4.8 list\_element\_handle\_t LIST\_GetPrev ( list\_element\_handle\_t *element* )

Parameters

|                |                          |
|----------------|--------------------------|
| <i>element</i> | - Handle of the element. |
|----------------|--------------------------|

Return values

|             |                                                                                 |
|-------------|---------------------------------------------------------------------------------|
| <i>NULL</i> | if list is empty, handle of removed element(pointer) if removal was successful. |
|-------------|---------------------------------------------------------------------------------|

#### 4.0.74.4.9 list\_status\_t LIST\_RemoveElement ( list\_element\_handle\_t *element* )

Parameters

|                |                          |
|----------------|--------------------------|
| <i>element</i> | - Handle of the element. |
|----------------|--------------------------|

Return values

|                            |                                     |
|----------------------------|-------------------------------------|
| <i>kLIST_OrphanElement</i> | if element is not part of any list. |
| <i>kLIST_Ok</i>            | if removal was successful.          |

#### 4.0.74.4.10 list\_status\_t LIST\_AddPrevElement ( list\_element\_handle\_t *element*, list\_element\_handle\_t *newElement* )

Parameters

|                |                          |
|----------------|--------------------------|
| <i>element</i> | - Handle of the element. |
|----------------|--------------------------|

|                   |                                                  |
|-------------------|--------------------------------------------------|
| <i>newElement</i> | - New element to insert before the given member. |
|-------------------|--------------------------------------------------|

Return values

|                            |                                     |
|----------------------------|-------------------------------------|
| <i>kLIST_OrphanElement</i> | if element is not part of any list. |
| <i>kLIST_Ok</i>            | if removal was successful.          |

#### 4.0.74.4.11 uint32\_t LIST\_GetSize ( list\_handle\_t list )

Parameters

|             |                       |
|-------------|-----------------------|
| <i>list</i> | - Handle of the list. |
|-------------|-----------------------|

Return values

|                |                   |
|----------------|-------------------|
| <i>Current</i> | size of the list. |
|----------------|-------------------|

#### 4.0.74.4.12 uint32\_t LIST\_GetAvailableSize ( list\_handle\_t list )

Parameters

|             |                       |
|-------------|-----------------------|
| <i>list</i> | - Handle of the list. |
|-------------|-----------------------|

Return values

|                  |                   |
|------------------|-------------------|
| <i>Available</i> | size of the list. |
|------------------|-------------------|

## 4.0.75 UART\_Adapter

### 4.0.75.1 Overview

#### Data Structures

- struct [hal\\_uart\\_config\\_t](#)  
*UART configuration structure. [More...](#)*
- struct [hal\\_uart\\_transfer\\_t](#)  
*UART transfer structure. [More...](#)*

#### Macros

- #define [UART\\_ADAPTER\\_NON\\_BLOCKING\\_MODE](#) (0U)  
*Enable or disable UART adapter non-blocking mode (1 - enable, 0 - disable)*
- #define [HAL\\_UART\\_TRANSFER\\_MODE](#) (0U)  
*Whether enable transactional function of the UART.*

#### Typedefs

- typedef void(\* [hal\\_uart\\_transfer\\_callback\\_t](#) )(hal\_uart\_handle\_t handle, [hal\\_uart\\_status\\_t](#) status, void \*callbackParam)  
*UART transfer callback function.*

#### Enumerations

- enum [hal\\_uart\\_status\\_t](#) {  
    [kStatus\\_HAL\\_UartSuccess](#) = kStatus\_Success,  
    [kStatus\\_HAL\\_UartTxBusy](#) = MAKE\_STATUS(kStatusGroup\_HAL\_UART, 1),  
    [kStatus\\_HAL\\_UartRxBusy](#) = MAKE\_STATUS(kStatusGroup\_HAL\_UART, 2),  
    [kStatus\\_HAL\\_UartTxIdle](#) = MAKE\_STATUS(kStatusGroup\_HAL\_UART, 3),  
    [kStatus\\_HAL\\_UartRxIdle](#) = MAKE\_STATUS(kStatusGroup\_HAL\_UART, 4),  
    [kStatus\\_HAL\\_UartBaudrateNotSupport](#),  
    [kStatus\\_HAL\\_UartProtocolError](#),  
    [kStatus\\_HAL\\_UartError](#) = MAKE\_STATUS(kStatusGroup\_HAL\_UART, 7) }  
*UART status.*
- enum [hal\\_uart\\_parity\\_mode\\_t](#) {  
    [kHAL\\_UartParityDisabled](#) = 0x0U,  
    [kHAL\\_UartParityEven](#) = 0x1U,  
    [kHAL\\_UartParityOdd](#) = 0x2U }  
*UART parity mode.*
- enum [hal\\_uart\\_stop\\_bit\\_count\\_t](#) {  
    [kHAL\\_UartOneStopBit](#) = 0U,  
    [kHAL\\_UartTwoStopBit](#) = 1U }  
*UART stop bit count.*

## Functions

- [hal\\_uart\\_status\\_t HAL\\_UartEnterLowpower](#) (hal\_uart\_handle\_t handle)  
*Prepares to enter low power consumption.*
- [hal\\_uart\\_status\\_t HAL\\_UartExitLowpower](#) (hal\_uart\_handle\_t handle)  
*Restores from low power consumption.*

## Initialization and deinitialization

- [hal\\_uart\\_status\\_t HAL\\_UartInit](#) (hal\_uart\_handle\_t handle, [hal\\_uart\\_config\\_t](#) \*config)  
*Initializes a UART instance with the UART handle and the user configuration structure.*
- [hal\\_uart\\_status\\_t HAL\\_UartDeinit](#) (hal\_uart\_handle\_t handle)  
*Deinitializes a UART instance.*

## Blocking bus Operations

- [hal\\_uart\\_status\\_t HAL\\_UartReceiveBlocking](#) (hal\_uart\_handle\_t handle, uint8\_t \*data, size\_t length)  
*Reads RX data register using a blocking method.*
- [hal\\_uart\\_status\\_t HAL\\_UartSendBlocking](#) (hal\_uart\_handle\_t handle, const uint8\_t \*data, size\_t length)  
*Writes to the TX register using a blocking method.*

## 4.0.75.2 Data Structure Documentation

### 4.0.75.2.1 struct hal\_uart\_config\_t

#### Data Fields

- uint32\_t [srcClock\\_Hz](#)  
*Source clock.*
- uint32\_t [baudRate\\_Bps](#)  
*Baud rate.*
- [hal\\_uart\\_parity\\_mode\\_t](#) parityMode  
*Parity mode, disabled (default), even, odd.*
- [hal\\_uart\\_stop\\_bit\\_count\\_t](#) stopBitCount  
*Number of stop bits, 1 stop bit (default) or 2 stop bits.*
- uint8\_t [enableRx](#)  
*Enable RX.*
- uint8\_t [enableTx](#)  
*Enable TX.*
- uint8\_t [instance](#)  
*Instance (0 - UART0, 1 - UART1, ...), detail information please refer to the SOC corresponding RM.*

#### 4.0.75.2.1.1 Field Documentation

##### 4.0.75.2.1.1.1 uint8\_t hal\_uart\_config\_t::instance

Invalid instance value will cause initialization failure.

#### 4.0.75.2.2 struct hal\_uart\_transfer\_t

##### Data Fields

- uint8\_t \* [data](#)  
*The buffer of data to be transfer.*
- size\_t [dataSize](#)  
*The byte count to be transfer.*

#### 4.0.75.2.2.1 Field Documentation

##### 4.0.75.2.2.1.1 uint8\_t\* hal\_uart\_transfer\_t::data

##### 4.0.75.2.2.1.2 size\_t hal\_uart\_transfer\_t::dataSize

#### 4.0.75.3 Macro Definition Documentation

##### 4.0.75.3.1 #define HAL\_UART\_TRANSFER\_MODE (0U)

(0 - disable, 1 - enable)

#### 4.0.75.4 Typedef Documentation

##### 4.0.75.4.1 typedef void(\* hal\_uart\_transfer\_callback\_t)(hal\_uart\_handle\_t handle, hal\_uart\_status\_t status, void \*callbackParam)

#### 4.0.75.5 Enumeration Type Documentation

##### 4.0.75.5.1 enum hal\_uart\_status\_t

Enumerator

- kStatus\_HAL\_UartSuccess* Successfully.
- kStatus\_HAL\_UartTxBusy* TX busy.
- kStatus\_HAL\_UartRxBusy* RX busy.
- kStatus\_HAL\_UartTxIdle* HAL UART transmitter is idle.
- kStatus\_HAL\_UartRxIdle* HAL UART receiver is idle.
- kStatus\_HAL\_UartBaudrateNotSupport* Baudrate is not support in current clock source.
- kStatus\_HAL\_UartProtocolError* Error occurs for Noise, Framing, Parity, etc. For transactional transfer, The up layer needs to abort the transfer and then starts again
- kStatus\_HAL\_UartError* Error occurs on HAL UART.

#### 4.0.75.5.2 enum hal\_uart\_parity\_mode\_t

Enumerator

***kHAL\_UartParityDisabled*** Parity disabled.  
***kHAL\_UartParityEven*** Parity even enabled.  
***kHAL\_UartParityOdd*** Parity odd enabled.

#### 4.0.75.5.3 enum hal\_uart\_stop\_bit\_count\_t

Enumerator

***kHAL\_UartOneStopBit*** One stop bit.  
***kHAL\_UartTwoStopBit*** Two stop bits.

### 4.0.75.6 Function Documentation

#### 4.0.75.6.1 hal\_uart\_status\_t HAL\_UartInit ( hal\_uart\_handle\_t *handle*, hal\_uart\_config\_t \* *config* )

This function configures the UART module with user-defined settings. The user can configure the configuration structure. The parameter *handle* is a pointer to point to a memory space of size #HAL\_UART\_HANDLE\_SIZE allocated by the caller. Example below shows how to use this API to configure the UART.

```
* uint32_t g_UartHandleBuffer[((HAL_UART_HANDLE_SIZE + sizeof(uint32_t) - 1) / sizeof(uint32_t))];
* hal_uart_handle_t g_UartHandle = (hal_uart_handle_t)&g_UartHandleBuffer[0];
* hal_uart_config_t config;
* config.srcClock_Hz = 48000000;
* config.baudRate_Bps = 115200U;
* config.parityMode = kHAL_UartParityDisabled;
* config.stopBitCount = kHAL_UartOneStopBit;
* config.enableRx = 1;
* config.enableTx = 1;
* config.instance = 0;
* HAL_UartInit(g_UartHandle, &config);
*
```

Parameters

|               |                                                                                                                                                                                           |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <i>handle</i> | Pointer to point to a memory space of size #HAL_UART_HANDLE_SIZE allocated by the caller. The handle should be 4 byte aligned, because unaligned access does not support on some devices. |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

|               |                                                  |
|---------------|--------------------------------------------------|
| <i>config</i> | Pointer to user-defined configuration structure. |
|---------------|--------------------------------------------------|

Return values

|                                            |                                                  |
|--------------------------------------------|--------------------------------------------------|
| <i>kStatus_HAL_Uart-BaudrateNotSupport</i> | Baudrate is not support in current clock source. |
| <i>kStatus_HAL_Uart-Success</i>            | UART initialization succeed                      |

#### 4.0.75.6.2 **hal\_uart\_status\_t HAL\_UartDeinit ( hal\_uart\_handle\_t *handle* )**

This function waits for TX complete, disables TX and RX, and disables the UART clock.

Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | UART handle pointer. |
|---------------|----------------------|

Return values

|                                 |                                |
|---------------------------------|--------------------------------|
| <i>kStatus_HAL_Uart-Success</i> | UART de-initialization succeed |
|---------------------------------|--------------------------------|

#### 4.0.75.6.3 **hal\_uart\_status\_t HAL\_UartReceiveBlocking ( hal\_uart\_handle\_t *handle*, uint8\_t \* *data*, size\_t *length* )**

This function polls the RX register, waits for the RX register to be full or for RX FIFO to have data, and reads data from the RX register.

Note

The function [HAL\\_UartReceiveBlocking](#) and the function `#HAL_UartTransferReceiveNonBlocking` cannot be used at the same time. And, the function `#HAL_UartTransferAbortReceive` cannot be used to abort the transmission of this function.

Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | UART handle pointer. |
|---------------|----------------------|



|               |                                                         |
|---------------|---------------------------------------------------------|
| <i>data</i>   | Start address of the buffer to store the received data. |
| <i>length</i> | Size of the buffer.                                     |

Return values

|                                     |                                               |
|-------------------------------------|-----------------------------------------------|
| <i>kStatus_HAL_UartError</i>        | An error occurred while receiving data.       |
| <i>kStatus_HAL_UartParity-Error</i> | A parity error occurred while receiving data. |
| <i>kStatus_HAL_Uart-Success</i>     | Successfully received all data.               |

#### 4.0.75.6.4 **hal\_uart\_status\_t HAL\_UartSendBlocking ( hal\_uart\_handle\_t *handle*, const uint8\_t \* *data*, size\_t *length* )**

This function polls the TX register, waits for the TX register to be empty or for the TX FIFO to have room and writes data to the TX buffer.

Note

The function [HAL\\_UartSendBlocking](#) and the function `#HAL_UartTransferSendNonBlocking` cannot be used at the same time. And, the function `#HAL_UartTransferAbortSend` cannot be used to abort the transmission of this function.

Parameters

|               |                                     |
|---------------|-------------------------------------|
| <i>handle</i> | UART handle pointer.                |
| <i>data</i>   | Start address of the data to write. |
| <i>length</i> | Size of the data to write.          |

Return values

|                                 |                             |
|---------------------------------|-----------------------------|
| <i>kStatus_HAL_Uart-Success</i> | Successfully sent all data. |
|---------------------------------|-----------------------------|

#### 4.0.75.6.5 **hal\_uart\_status\_t HAL\_UartEnterLowpower ( hal\_uart\_handle\_t *handle* )**

This function is used to prepare to enter low power consumption.

#### Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | UART handle pointer. |
|---------------|----------------------|

#### Return values

|                                 |                       |
|---------------------------------|-----------------------|
| <i>kStatus_HAL_Uart-Success</i> | Successful operation. |
| <i>kStatus_HAL_UartError</i>    | An error occurred.    |

#### 4.0.75.6.6 **hal\_uart\_status\_t HAL\_UartExitLowpower ( hal\_uart\_handle\_t *handle* )**

This function is used to restore from low power consumption.

#### Parameters

|               |                      |
|---------------|----------------------|
| <i>handle</i> | UART handle pointer. |
|---------------|----------------------|

#### Return values

|                                 |                       |
|---------------------------------|-----------------------|
| <i>kStatus_HAL_Uart-Success</i> | Successful operation. |
| <i>kStatus_HAL_UartError</i>    | An error occurred.    |

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:  
[nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, Kinetis, Processor Expert, and Tower are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, Cortex, Keil, Mbed, Mbed Enabled, and Vision are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2018 NXP B.V.