

EMBEDDED SYSTEMS

5- TIMERS AND COUNTERS



Dr. Khalil Ismail Khalil Yousef
Assist. Prof., Electrical Eng. Dept.
Faculty of Eng., Assiut University
kyousef@aun.edu.eg


ATMEGA16 TIMERS/COUNTERS

ATmega16 has 3 timers: timer0 (8 bit), timer1 (16 bit) and timer2 (8bit).

Clock sources for these timers/counters are either internal (prescaled clock) or external.

Timers 0,1: external clock sources are synchronous produced by edge detection of input signals on pins T0 (PB0), and T1 (PB1) sampled once every system clock cycle.


Timer2:external clock is asynchronous where a crystal can be connected between the TOSC1 and TOSC2 pins (PC6, PC7) to serve as an independent clock source that can be prescaled.



ATMEGA16 TIMERS/COUNTERS

When the internal system clock is used, a prescaler can be applied to make the timer count at a slower rate.

Example: Consider a system clock of 1Mhz (i.e. $1\mu\text{s}$ per cycle). Suppose that a timer prescaler of 64 is used. Then, timer will increment every $64\mu\text{s}$.



Timer/Counter Events

Timer Overflow

Overflow interrupt is triggered when timer reaches its top limit;

Input Capture:

Input signal is connected to a pin, called input capture, of the timer.

When a preset event (rising edge, falling edge, change) occurs on this pin (ICP1), the current timer value is automatically stored in a register (ICR1).


Output Compare:

When the timer reaches a preset value (stored at the output compare register), the output compare pin can be automatically changed (set, reset, toggled) .

Bottom Count = 00

Max Count = FF (or FFFF for timer1)

Top Count = Count at which timer is cleared to zero and is either FF (FFFF) or the value stored in the Output Compare Register (OCR).



TIMERS/COUNTERS MODES OF OPERATION

FIRST LOOK !!

- Normal Mode: Count from BOTTOM (0x00)to MAX (0xFF)

Take an action when overflow

- CTC (Clear Timer at Compare Match): Count from bottm to a specific value stored in OCR register

Mode	WGM01	WGM00	Timer/Counter Mode of Operation	TOP	Update of OCR0	TOV0 Flag Set-on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	1	0	CTC	OCR0	Immediate	MAX
3	1	1	Fast PWM	0xFF	TOP	MAX

COUNTER STATUS

Status via Polling

- Timer status can be determined through polling
 - Read the Timer Interrupt Flag Register and check for set bits
 - The overflow and compare match events set the corresponding bits in TIFR
 - TOVn and OCFn (n=0, 1, or 2)
 - Timer 1 has two output compare registers: 1A and 1B
 - Clear the bits by writing a 1

Status via Interrupt


- Enable the appropriate interrupts in the Timer Interrupt Mask Register
- Each event has a corresponding interrupt enable bit in TIMSK
 - TOIE_n (Timer overflow) and OCIE_n(Output Compare) (n = 0, 1, 2)
 - Again, timer 1 has OCIE1A and OCIE1B
 - The interrupt vectors are located at OVFnaddr and OCnaddr

CLOCK SOURCES

- ▶ Clock sources for these timers/counters are either internal (prescaled clock) or external.
- ▶ By Timers 0,1 external clock sources are synchronous produced by edge detection of input signals on pins T0 (PB0), and T1 (PB1) sampled once every system clock cycle. On the other hand external clock for timer2 is asynchronous where a crystal can be connected between the TOSC1 and TOSC2 pins (PC6, PC7) to serve as an independent clock source that can be prescaled.
- ▶ Definitions:
 - Bottom Count = 00
 - Max Count = FF (or FFFF for timer1)
 - Top Count = Count at which timer is cleared to zero and is either FF (FFFF) or = Output Compare Register (OCR).

SIMPLE BLOCK DIAGRAMS (COUNTER UNIT)


Timer/Counter 0



► By Timers 0,1 external clock sources are synchronous produced by edge detection of input signals on pins T0 (PB0), and T1 (PB1) sampled once every system clock cycle.


SIMPLE BLOCK DIAGRAMS (COUNTER UNIT)

Timer/Counter 1



SIMPLE BLOCK DIAGRAMS (COUNTER UNIT)


Timer/Counter 2



► On the other hand external clock for timer2 is **asynchronous** where a crystal can be connected between the TOSC1 and TOSC2 pins (PC6, PC7) to serve as an independent clock source that can be prescaled.


OUTPUT COMPARE UNIT

Timer 0 & 2



OUTPUT COMPARE UNIT

TIMER1



REGISTERS AND FLAGS ASSOCIATED WITH TIMERS

Each timer has following registers associated with it:

TCNTn: Timer/Counter Reg: Upon reset, it has zero value and counts up/down with each timer clock

TCCRn: Timer/Counter Control Reg: For setting modes of operation of Timer n

OCRn: Output Compare Reg: When contents of TCNT are equal to OCR, OCF flag is raised and value of TCNTn is reset to zero

TOVn: Timer Overflow Flag: When overflow occurs, this flag is raised

OCFn: Output Compare Flag.

Figure 34. Timer/Counter Timing Diagram, no Prescaling




Figure 35 shows the same timing data, but with the prescaler enabled.

Figure 35. Timer/Counter Timing Diagram, with Prescaler ($f_{clk_IO}/8$)




Figure 36 shows the setting of OCF0 in all modes except CTC mode.

TIMER CONTROL (TIMER0)


TCCRO Timer/Counter 0 Control Register

7	6	5	4	3	2	1	0
FOC0	WGM00	COM01	COM00	WGM01	CS02	CS01	CS00

- WGM01:0 Waveform Generation Mode
 - 00 Normal
 - 01 PWM
 - 10 CTC
 - 11 Fast PWM
- Clock Select
 - covered previously
- Compare Match Output Mode
 - 00 Nothing
 - 01 Toggle
 - 10 Clear
 - 11 Set
- Behavior is slightly different in each WG mode

8-BIT TIMER/COUNTER REGISTER DESCRIPTION

Timer/Counter Control Register – TCCR0



Force Output Compare

When writing a logical one to the FOC0 bit, an immediate compare match is forced

Compare Output Mode

0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk _{I/O} /(No prescaling)
0	1	0	clk _{I/O} /8 (From prescaler)
0	1	1	clk _{I/O} /64 (From prescaler)
1	0	0	clk _{I/O} /256 (From prescaler)
1	0	1	clk _{I/O} /1024 (From prescaler)
1	1	0	External clock source on T0 pin. Clock on falling edge
1	1	1	External clock source on T0 pin. Clock on rising edge.

0	0	Normal port operation, OC0 disconnected.
0	1	Toggle OC0 on compare match
1	0	Clear OC0 on compare match
1	1	Set OC0 on compare match

non-PWM Mode

Normal port operation, OC0 disconnected.
Reserved
Clear OC0 on compare match, set OC0 at TOP
Set OC0 on compare match, clear OC0 at TOP

Fast PWM Mode

Normal port operation, OC0 disconnected.
Reserved
Clear OC0 on compare match when up-counting. Set OC0 on compare match when downcounting.
Set OC0 on compare match when up-counting. Clear OC0 on compare match when downcounting.


Phase Correct PWM Mode

WAVEFORM GENERATION MODE BIT DESCRIPTION


Mode	WGM01	WGM00	Timer/Counter Mode of Operation	TOP	Update of OCR0	TOV0 Flag Set-on
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	1	0	CTC	OCR0	Immediate	MAX
3	1	1	Fast PWM	0xFF	TOP	MAX

REGISTERS AND FLAGS ASSOCIATED WITH TIMERS


Timer/Counter Register – TCNT0




Output Compare Register – OCR0




Timer/Counter Interrupt Mask Register – TIMSK




Timer/Counter Interrupt Flag Register – TIFR





Timer/Counter Interrupt Mask Register (TIMSK)

REGISTERS AND FLAGS ASSOCIATED WITH TIMERS




Timer/Counter Interrupt Flag Register (TIFR)

This register has flags that indicate when a timer interrupt occurs.




TIMERS/COUNTERS

The 8-bit Timer



The 16-bit Timer



TIMER 1 OVERVIEW

16-bit counter with 10-bit prescaler: 8, 64, 256, and 1024.

Can trigger:

Timer overflow interrupt when counter reaches MAX.

Input capture interrupt when an event occurs on the input capture pin.

- timer value is stored automatically in a register.
- input capture pin for Timer 1 is ICP1 (D.6).

Output compare match interrupt when timer reaches a preset value.



- There are two independent output compare channels A and B.



TIMER 1 REGISTERS


- 1) Timer/Counter 1 TCNT1: 16-bit register that stores the current value of the timer.
- 2) Timer/Counter 1 Control Registers TCCR1A and TCCR1B: To configure the operations of Timer 1.
- 3) Input Capture Register ICR1: To store timer value when an event occurs on input capture pin.
- 4) Interrupt registers
TIMSK: to enable timer interrupts
TIFR to monitor status of timer interrupts.
- 5) Output Compare Registers OCR1A, OCR1B: To store the preset values for output compare

TIMER 1 CONTROL REGISTERS



CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clkI/O/1 (No prescaling)
0	1	0	clkI/O/8 (From prescaler)
0	1	1	clkI/O/64 (From prescaler)
1	0	0	clkI/O/256 (From prescaler)
1	0	1	clkI/O/1024 (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

TCNT1	16-bit counter register
TCCR1A	Mode of operation and other settings
TCCR1B	Mode of operation, prescaler and other settings
OCR1A	16-bit Compare Register A
OCR1B	16 bit Compare Register B
TIMSK	Interrupt Mask Register
TIFR0	Timer/Counter Interrupt Flag Register



Not shown here: TIMSK and TIFR registers




TIMER 1 INPUT CAPTURE

- The input Capture unit captures external events and It writes the 16-bit value of the counter (TCNT1) to the *Input Capture Register* (ICR1), and the *Input Capture Flag* (ICF1) is set.
- The Noise Canceller function requires four successive equal valued samples of the input for changing its output. Its Output is therefore delayed by four Oscillator cycles.
- If enabled, the Input Capture Flag ICF1 generates an Input Capture interrupt.



TIMER 1 INPUT CAPTURE




TIMER 1 OUTPUT COMPARE

- Timer 1 has two output compare channels: A and B.
- Timer 1 is continuously compared to OCR1A, OCR1B, or a fixed limit.
- When a match occurs, flag OCF1x is set, where x = 'A' or 'B'.
- When a match occurs, Timer 1 can:
 - - trigger an output compare interrupt.
 - - change output compare pins OC1x.

TIMER 1 OUTPUT COMPARE

(XCK/T0) PB0	1	40	PA0 (ADC0)
(T1) PB1	2	39	PA1 (ADC1)
(INT2/AIN0) PB2	3	38	PA2 (ADC2)
(OC0/AIN1) PB3	4	37	PA3 (ADC3)
(SS) PB4	5	36	PA4 (ADC4)
(MOSI) PB5	6	35	PA5 (ADC5)
(MISO) PB6	7	34	PA6 (ADC6)
(SCK) PB7	8	33	PA7 (ADC7)
RESET	9	32	AREF
VCC	10	31	GND
GND	11	30	AVCC
XTAL2	12	29	PC7 (TOSC2)
XTAL1	13	28	PC6 (TOSC1)
(RXD) PD0	14	27	PC5 (TDI)
(TXD) PD1	15	26	PC4 (TDO)
(INT0) PD2	16	25	PC3 (TMS)
(INT1) PD3	17	24	PC2 (TCK)
(OC1B) PD4	18	23	PC1 (SDA)
(OC1A) PD5	19	22	PC0 (SCL)
(ICP1) PD6	20	21	PD7 (OC2)


PORTD pins must be enabled for output




ACCESSING 16-BIT REGISTERS (TIMER/COUNTER 1)

- The TCNT1, OCR1A/B, and ICR1 are 16-bit registers.
- The 16-bit register must be byte accessed using two read or write operations.
- A temporary storage register is shared between all 16-bit registers.
- Accessing the Low byte triggers the 16-bit read or write operation. When the Low byte of a 16-bit register is written by the CPU, the High byte stored in the temporary register, and the Low byte written are both copied into the 16-bit register in the same clock cycle.
- Also when the Low byte of a 16-bit register is read by the CPU, the High byte of the 16-bit register is copied into the temporary register in the same clock cycle as the Low byte is read.

16-bit I/O Register Write



16-bit I/O Register Read



TIMERS USAGE THROUGH CODEVISION WIZARD

