
Computer System Architecture

DR. Howida Youssry

Basic Computer Instruction Format



Basic Computer Instruction Format


	1 11		1
Symbol	Hex Code I = 0	Description	
AND ADD LDA STA BUN BSA ISZ	0xxx 8xxx 1xxx 9xxx 2xxx Axxx 3xxx Bxxx 4xxx Cxxx 5xxx Dxxx 6xxx Exxx	AND memory word to AC Add memory word to AC Load AC from memory Store content of AC into memory Branch unconditionally Branch and save return address Increment and skip if zero	Memory- reference instruction (OP-code = 000 ~ 110) I=0: 0xxx ~ 6xxx,
CLA CLE CMA CME CIR CIL INC SPA SNA SZA SZE HLT	7800 7400 7200 7100 7080 7040 7020 7010 7008 7004 7002 7001	Clear AC Clear E Complement AC Complement E Circulate right AC and E Circulate left AC and E Increment AC Skip next instr. if AC is positive Skip next instr. if AC is negative Skip next instr. if AC is zero Skip next instr. if E is zero Halt computer	Register- reference instruction (OP-code = 111, I = 0) 7xxx
INP OUT SKI SKO ION IOF	F800 F400 F200 F100 F080 F040	Input character to AC Output character from AC Skip on input flag Skip on output flag Interrupt on Interrupt off	Input- output instruction (OP-code =111, I = 1) FXXX

CONTROL UNIT

- Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them
- Control units are implemented in one of two ways
- Hardwired Control
 - CU is made up of sequential and combinational circuits to generate the control signals
- Microprogrammed Control
 - A control memory on the processor contains microprograms that activate the necessary control signals
- We will consider a hardwired implementation of the control unit for the Basic Computer

TIMING AND CONTROL

Control unit of Basic Computer




TIMING SIGNALS

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.
- Example: $T_0, T_1, T_2, T_3, T_4, T_0, T_1, \dots$

Assume: At time T4, SC is cleared to 0 if decoder output D3 is active.

D₃T₄: SC ←0



INSTRUCTION CYCLE

- In Basic Computer, a machine instruction is executed in the following cycle:
 - 1. Fetch an instruction from memory
 - 2. Decode the instruction
 - 3. Read the effective address from memory if the instruction has an indirect address
 - 4. Execute the instruction
- After an instruction is executed, the cycle starts again at step 1, for the next instruction
- Note: Every different processor has its own (different) instruction cycle


FETCH and DECODE

• Fetch and Decode


T0: $AR \leftarrow PC (S_0S_1S_2=010, T0=1)$

T1: IR \leftarrow M [AR], PC \leftarrow PC + 1 (S0S1S2=111, T1=1)

T2: D0, ..., D7 \leftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)



DETERMINE THE TYPE OF INSTRUCTION



D'7IT3: $AR \leftarrow M[AR]$

D'7I'T3: Nothing

D7I'T3: Execute a register-reference instr.

D7IT3: Execute an input-output instr.

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in $b_0 \sim b_{11}$ of IR
- Execution starts with timing signal T₃

 $r = D_7 I'T_3 => Register Reference Instruction B_i = IR(i), i=0,1,2,...,11$

		SC / O
	r:	$\mathbf{SC} \leftarrow 0$
CLA	rB11:	$\mathbf{AC} \leftarrow 0$
CLE	rB10:	$\mathbf{E} \leftarrow 0$
CMA	rB9:	$AC \leftarrow AC'$
CME	rB8:	$\mathbf{E} \leftarrow \mathbf{E'}$
CIR	rB7:	$AC \leftarrow \text{shr } AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB6:	$AC \leftarrow \text{shl }AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB5:	$AC \leftarrow AC + 1$
SPA	rB4:	if $(AC(15) = 0)$ then $(PC \leftarrow PC+1)$
SNA	rB3:	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	rB2:	if $(AC = 0)$ then $(PC \leftarrow PC+1)$
SZE	rB1:	if $(E = 0)$ then $(PC \leftarrow PC+1)$
HLT	rBo:	$S \leftarrow 0$ (S is a start-stop flip-flop)

MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	\mathbf{D}_0	$\mathbf{AC} \leftarrow \mathbf{AC} \wedge \mathbf{M[AR]}$
ADD	\mathbf{D}_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	\mathbf{D}_2	$AC \leftarrow M[AR]$
STA	D 3	$M[AR] \leftarrow AC$
BUN	\mathbf{D}_4	$PC \leftarrow AR$
BSA	D 5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	\mathbf{D}_6	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then $PC \leftarrow PC+1$

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I=0, or during timing signal T_3 when I=1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T₄

AND to AC

 D_0T_4 : DR \leftarrow M[AR] Read operand

D₀T₅: $AC \leftarrow AC \land DR, SC \leftarrow 0$ AND with AC

ADD to **AC**

 D_1T_4 : $DR \leftarrow M[AR]$ Read operand

D₁T₅: $AC \leftarrow AC + DR$, $E \leftarrow C_{out}$, $SC \leftarrow 0$ Add to AC and store carry in E

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

D₂T₄: DR \leftarrow M[AR]

D₂T₅: $AC \leftarrow DR, SC \leftarrow 0$

STA: Store AC

D₃T₄: $M[AR] \leftarrow AC, SC \leftarrow 0$


BUN: Branch Unconditionally

D4T4: $PC \leftarrow AR, SC \leftarrow 0$


BSA: Branch and Save Return Address

$$M[AR] \leftarrow PC, PC \leftarrow AR + 1$$

Memory, PC, AR at time T4



Memory, PC after execution



Memory

MEMORY REFERENCE INSTRUCTIONS

BSA:

D5T4: $M[AR] \leftarrow PC$, $AR \leftarrow AR + 1$

D5T5: $PC \leftarrow AR, SC \leftarrow 0$

ISZ: Increment and Skip-if-Zero


D₆T₄: DR \leftarrow M[AR]

D₆T₅: DR \leftarrow DR + 1

D₆T₄: M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0

FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS

27



Computer

registers and

INPUT-OUTPUT AND INTERRUPT

Input-output terminal

A Terminal with a keyboard and a Printer

• Input-Output Configuration

flip-flops Receiver **OUTR FGO Printer** interface AC Transmitter **INPR** |FGI| **Keyboard** interface ► Serial Communications Path Parallel Communications Path

Serial


interface

communication

Input register - 8 bits INPR Output register - 8 bits **OUTR FGI** Input flag - 1 bit Output flag - 1 bit **FGO** Interrupt enable - 1 bit **IEN**

- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to synchronize the timing difference between I/O device and the computer

PROGRAM CONTROLLED DATA TRANSFER



-- I/O Device -loop: If FGI = 1 goto loop INPR \leftarrow new data, FGI \leftarrow 1 loop: If FGO = 1 goto loop consume OUTR, FGO \leftarrow 1 **FGO=1 Start Output** $AC \leftarrow Data$ ves FGO= no $OUTR \leftarrow AC$ $FGO \leftarrow 0$ More ves Character no

END

INPUT-OUTPUT INSTRUCTIONS

$$D_7IT_3 = p$$

 $IR(i) = B_i, i = 6, ..., 11$

 $SC \leftarrow 0$ Clear SC p: Input char. to AC **INP** $AC(0-7) \leftarrow INPR, FGI \leftarrow 0$ **pB**11: **OUT** Output char. from AC **OUTR** \leftarrow **AC**(0-7), **FGO** \leftarrow 0 **pB**10: SKI Skip on input flag if(FGI = 1) then $(PC \leftarrow PC + 1)$ pB9: Skip on output flag if(FGO = 1) then $(PC \leftarrow PC + 1)$ **SKO** pB₈: Interrupt enable on ION IEN $\leftarrow 1$ **pB**7: Interrupt enable off **IOF** IEN $\leftarrow 0$ **pB**6:

PROGRAM-CONTROLLED INPUT/OUTPUT

- Program-controlled I/O
 - Continuous CPU involvement I/O takes valuable CPU time
 - CPU slowed down to I/O speed
 - Simple
 - Least hardware

Input

LOOP, SKI DEV
BUN LOOP
INP DEV


Output

LOOP, LDA DATA
LOP, SKO DEV
BUN LOP
OUT DEV

<u>INTERRUPT INITIATED INPUT/OUTPUT</u>

- Open communication only when some data has to be passed --> interrupt.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface founds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.
- * IEN (Interrupt-enable flip-flop)
 - can be set and cleared by instructions
 - when cleared, the computer cannot be interrupted

FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE

Memory

Before interrupt


0 BUN 1120

255
PC = 256
1120

I/O
Program

1 BUN 0

After interrupt cycle



Register Transfer Statements for Interrupt Cycle

- R F/F
$$\leftarrow$$
 1 if IEN (FGI + FGO)T0'T1'T2'
 \Leftrightarrow T0'T1'T2' (IEN)(FGI + FGO): R \leftarrow 1

- The fetch and decode phases of the instruction cycle must be modified → Replace T₀, T₁, T₂ with R'T₀, R'T₁, R'T₂
- The interrupt cycle:

RT₀: $AR \leftarrow 0$, $TR \leftarrow PC$

RT₁: $M[AR] \leftarrow TR, PC \leftarrow 0$

RT2: $PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$

FURTHER QUESTIONS ON INTERRUPT

How can the CPU recognize the device requesting an interrupt?


Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case?

Should any device be allowed to interrupt the CPU while another interrupt is being serviced?

How can the situation be handled when two or more interrupt requests occur simultaneously?

COMPLETE COMPUTER DESCRIPTION

Flowchart of Operations



COMPLETE COMPUTER DESCRIPTION

Microoperations

Fetch $R'T_0$: $AR \leftarrow PC$

 $R'T_1$: IR \leftarrow M[AR], PC \leftarrow PC + 1

Decode $R'T_2$: D0, ..., D7 \leftarrow Decode $IR(12 \sim 14)$,

 $AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)$

Indirect $D_7'IT_3$: $AR \leftarrow M[AR]$

Interrupt

 $T_0'T_1'T_2'(IEN)(FGI + FGO)$: $R \leftarrow 1$

RT₀: $AR \leftarrow 0, TR \leftarrow PC$ RT₁: $M[AR] \leftarrow TR, PC \leftarrow 0$

RT₂: $PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$

Memory-Reference

AND D₀T₄: DR \leftarrow M[AR]

DoT5: $AC \leftarrow AC \land DR, SC \leftarrow 0$

ADD D_1T_4 : $DR \leftarrow M[AR]$

D₁T₅: $AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$

LDA D_2T_4 : $DR \leftarrow M[AR]$ D_2T_5 : $AC \leftarrow DR, SC \leftarrow 0$

STA D_3T_4 : $M[AR] \leftarrow AC, SC \leftarrow 0$

BUN D₄T₄: $PC \leftarrow AR, SC \leftarrow 0$

BSA D_5T_4 : $M[AR] \leftarrow PC, AR \leftarrow AR + 1$

 $\begin{array}{ccc} D_5T_5 \colon & PC \leftarrow AR, SC \leftarrow 0 \\ D_6T_4 \colon & DR \leftarrow M[AR] \end{array}$

 D_{6} 14. D_{6} 15: $D_{8} \leftarrow D_{8} + 1$

D₆T₆: $M[AR] \leftarrow DR$, if (DR=0) then $(PC \leftarrow PC + 1)$,

 $SC \leftarrow 0$

COMPLETE COMPUTER DESCRIPTION

Microoperations

Register-Referen	nce	
	$\mathbf{D}_{7}\mathbf{I}'\mathbf{T}_{3} = \mathbf{r}$	(Common to all register-reference instr)
	$IR(i) = B_i$	(i = 0,1,2,,11)
	r:	$SC \leftarrow 0$
CLA	r B 11:	$\mathbf{AC} \leftarrow 0$
CLE	rB10:	$\mathbf{E} \leftarrow 0$
CMA	rB9:	$\mathbf{AC} \leftarrow \mathbf{AC'}$
CME	rBs:	$\mathbf{E} \leftarrow \mathbf{E}'$
CIR	rB7:	$AC \leftarrow shr\ AC,\ AC(15) \leftarrow E,\ E \leftarrow AC(0)$
CIL	rB6:	$AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB5:	$AC \leftarrow AC + 1$
SPA	rB4:	If $(AC(15) = 0)$ then $(PC \leftarrow PC + 1)$
SNA	rB3:	If $(AC(15) = 1)$ then $(PC \leftarrow PC + 1)$
SZA	rB2:	If $(AC = 0)$ then $(PC \leftarrow PC + 1)$
SZE	rB 1:	If(E=0) then $(PC \leftarrow PC + 1)$
HLT	rBo:	$\mathbf{S} \leftarrow 0$
Input-Output	$D_7IT_3 = p$	(Common to all input-output instructions)
	$IR(i) = B_i$	(i = 6,7,8,9,10,11)
	p:	$\mathbf{SC} \leftarrow 0$
INP	p B 11:	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	pB10:	$\mathbf{OUTR} \leftarrow \mathbf{AC}(0\text{-}7), \mathbf{FGO} \leftarrow 0$
SKI	p B 9:	If(FGI=1) then $(PC \leftarrow PC + 1)$
SKO	pB8:	If(FGO=1) then $(PC \leftarrow PC + 1)$
ION	pB7:	$\mathbf{IEN} \leftarrow 1$
IOF	pB6:	$IEN \leftarrow 0$