
Computer System Architecture

DR. Howida Youssry

• Basic Computer Instruction Format


Memory-Reference Instructions (OP-code = 000 ~ 110)



Register-Reference Instructions (OP-code = 111, I = 0)



Input-Output Instructions (OP-code = 111, I = 1)



Op-code
(3 bits)

000

001

010

011

100

101

110

111

Basic Computer Instruction Format

Symbol	Hex Code		Description
	I = 0	I = 1	
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	7800		Clear AC
CLE	7400		Clear E
CMA	7200		Complement AC
CME	7100		Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instr. if AC is positive
SNA	7008		Skip next instr. if AC is negative
SZA	7004		Skip next instr. if AC is zero
SZE	7002		Skip next instr. if E is zero
HLT	7001		Halt computer
INP	F800		Input character to AC
OUT	F400		Output character from AC
SKI	F200		Skip on input flag
SKO	F100		Skip on output flag
ION	F080		Interrupt on
IOF	F040		Interrupt off

Memory-reference instruction

(OP-code = 000 ~ 110)
I=0: 0xxx ~ 6xxx,
I=1: 8xxx ~ Exxx

Register-reference instruction

(OP-code = 111, I = 0)
7xxx

Input-output instruction


(OP-code = 111, I = 1)
Fxxx

CONTROL UNIT

- **Control unit (CU) of a processor translates from machine instructions to the control signals for the microoperations that implement them**
- **Control units are implemented in one of two ways**
- ***Hardwired Control***
 - CU is made up of sequential and combinational circuits to generate the control signals
- ***Microprogrammed Control***
 - A control memory on the processor contains microprograms that activate the necessary control signals
- **We will consider a hardwired implementation of the control unit for the Basic Computer**

TIMING AND CONTROL

Control unit of Basic Computer




TIMING SIGNALS

- Generated by 4-bit sequence counter and 4×16 decoder
- The SC can be incremented or cleared.

- **Example:** $T_0, T_1, T_2, T_3, T_4, T_0, T_1, \dots$

Assume: At time T_4 , SC is cleared to 0 if decoder output D_3 is active.

$D_3T_4: SC \leftarrow 0$



INSTRUCTION CYCLE

- **In Basic Computer, a machine instruction is executed in the following cycle:**
 1. **Fetch an instruction from memory**
 2. **Decode the instruction**
 3. **Read the effective address from memory if the instruction has an indirect address**
 4. **Execute the instruction**
- **After an instruction is executed, the cycle starts again at step 1, for the next instruction**
- ***Note:* Every different processor has its own (different) instruction cycle**


FETCH and DECODE

• Fetch and Decode


T0: $AR \leftarrow PC$ ($S_0S_1S_2=010$, $T_0=1$)

T1: $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$ ($S_0S_1S_2=111$, $T_1=1$)

T2: $D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14)$, $AR \leftarrow IR(0-11)$, $I \leftarrow IR(15)$



DETERMINE THE TYPE OF INSTRUCTION



D'7IT3: **AR ← M[AR]**
D'7I'T3: **Nothing**
D7I'T3: **Execute a register-reference instr.**
D7IT3: **Execute an input-output instr.**

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1, I = 0$
- Register Ref. Instr. is specified in $b_0 \sim b_{11}$ of IR
- Execution starts with timing signal T_3

$r = D_7 I' T_3 \Rightarrow$ Register Reference Instruction

$B_i = IR(i), i=0,1,2,\dots,11$

	r:	$SC \leftarrow 0$
CLA	rB₁₁:	$AC \leftarrow 0$
CLE	rB₁₀:	$E \leftarrow 0$
CMA	rB₉:	$AC \leftarrow AC'$
CME	rB₈:	$E \leftarrow E'$
CIR	rB₇:	$AC \leftarrow shr\ AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB₆:	$AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB₅:	$AC \leftarrow AC + 1$
SPA	rB₄:	if $(AC(15) = 0)$ then $(PC \leftarrow PC+1)$
SNA	rB₃:	if $(AC(15) = 1)$ then $(PC \leftarrow PC+1)$
SZA	rB₂:	if $(AC = 0)$ then $(PC \leftarrow PC+1)$
SZE	rB₁:	if $(E = 0)$ then $(PC \leftarrow PC+1)$
HLT	rB₀:	$S \leftarrow 0$ (S is a start-stop flip-flop)

MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D0	$AC \leftarrow AC \wedge M[AR]$
ADD	D1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D2	$AC \leftarrow M[AR]$
STA	D3	$M[AR] \leftarrow AC$
BUN	D4	$PC \leftarrow AR$
BSA	D5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D6	$M[AR] \leftarrow M[AR] + 1, \text{ if } M[AR] + 1 = 0 \text{ then } PC \leftarrow PC + 1$

- The effective address of the instruction is in AR and was placed there during timing signal T₂ when I = 0, or during timing signal T₃ when I = 1
- Memory cycle is assumed to be short enough to complete in a CPU cycle
- The execution of MR instruction starts with T₄

AND to AC

D₀T₄: $DR \leftarrow M[AR]$

Read operand

D₀T₅: $AC \leftarrow AC \wedge DR, SC \leftarrow 0$

AND with AC

ADD to AC

D₁T₄: $DR \leftarrow M[AR]$

Read operand

D₁T₅: $AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$

Add to AC and store carry in E

MEMORY REFERENCE INSTRUCTIONS

LDA: Load to AC

D₂T₄: $DR \leftarrow M[AR]$

D₂T₅: $AC \leftarrow DR, SC \leftarrow 0$

STA: Store AC

D₃T₄: $M[AR] \leftarrow AC, SC \leftarrow 0$

BUN: Branch Unconditionally

D₄T₄: $PC \leftarrow AR, SC \leftarrow 0$

BSA: Branch and Save Return Address

$M[AR] \leftarrow PC, PC \leftarrow AR + 1$

Memory, PC, AR at time T₄

20	0	BSA	135
PC = 21	Next instruction		
AR = 135			
136	Subroutine		
	↓		
	1	BUN	135

Memory

Memory, PC after execution

20	0	BSA	135
21	Next instruction		
135	21		
PC = 136	Subroutine		
	↓		
	1	BUN	135

Memory

MEMORY REFERENCE INSTRUCTIONS

BSA:

D5T4: $M[AR] \leftarrow PC, AR \leftarrow AR + 1$

D5T5: $PC \leftarrow AR, SC \leftarrow 0$


ISZ: Increment and Skip-if-Zero

D6T4: $DR \leftarrow M[AR]$

D6T5: $DR \leftarrow DR + 1$

D6T4: $M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$


FLOWCHART FOR MEMORY REFERENCE INSTRUCTIONS



INPUT-OUTPUT AND INTERRUPT

A Terminal with a keyboard and a Printer

• Input-Output Configuration



- The terminal sends and receives serial information
- The serial info. from the keyboard is shifted into INPR
- The serial info. for the printer is stored in the OUTR
- INPR and OUTR communicate with the terminal serially and with the AC in parallel.
- The flags are needed to *synchronize* the timing difference between I/O device and the computer

PROGRAM CONTROLLED DATA TRANSFER


-- CPU --

/* Input */ /* Initially FGI = 0 */

loop: If FGI = 0 goto loop
AC ← INPR, FGI ← 0

/* Output */ /* Initially FGO = 1 */

loop: If FGO = 0 goto loop
OUTR ← AC, FGO ← 0




-- I/O Device --

loop: If FGI = 1 goto loop

INPR ← new data, FGI ← 1

loop: If FGO = 1 goto loop

consume OUTR, FGO ← 1



INPUT-OUTPUT INSTRUCTIONS

D7IT₃ = p

IR(i) = B_i, i = 6, ..., 11

INP	p:	SC ← 0	Clear SC
OUT	pB₁₁:	AC(0-7) ← INPR, FGI ← 0	Input char. to AC
SKI	pB₁₀:	OUTR ← AC(0-7), FGO ← 0	Output char. from AC
SKO	pB₉:	if(FGI = 1) then (PC ← PC + 1)	Skip on input flag
ION	pB₈:	if(FGO = 1) then (PC ← PC + 1)	Skip on output flag
IOF	pB₇:	IEN ← 1	Interrupt enable on
	pB₆:	IEN ← 0	Interrupt enable off

PROGRAM-CONTROLLED INPUT/OUTPUT

- **Program-controlled I/O**
 - **Continuous CPU involvement**
I/O takes valuable CPU time
 - **CPU slowed down to I/O speed**
 - **Simple**
 - **Least hardware**

Input

LOOP,	SKI	DEV
	BUN	LOOP
	INP	DEV

Output

LOOP,	LDA	DATA
LOP,	SKO	DEV
	BUN	LOP
	OUT	DEV


INTERRUPT INITIATED INPUT/OUTPUT

- Open communication only when some data has to be passed --> *interrupt*.
- The I/O interface, instead of the CPU, monitors the I/O device.
- When the interface finds that the I/O device is ready for data transfer, it generates an interrupt request to the CPU
- Upon detecting an interrupt, the CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing.

*** IEN (Interrupt-enable flip-flop)**


- can be set and cleared by instructions
- when cleared, the computer cannot be interrupted

FLOWCHART FOR INTERRUPT CYCLE



- The interrupt cycle is a HW implementation of a branch and save return address operation.
- At the beginning of the next instruction cycle, the instruction that is read from memory is in address 1.
- At memory address 1, the programmer must store a branch instruction that sends the control to an interrupt service routine
- The instruction that returns the control to the original program is "indirect BUN 0"

REGISTER TRANSFER OPERATIONS IN INTERRUPT CYCLE



Register Transfer Statements for Interrupt Cycle

- $R \ F/F \leftarrow 1$ if $IEN (FGI + FGO)T_0'T_1'T_2'$
 $\Leftrightarrow T_0'T_1'T_2' (IEN)(FGI + FGO): R \leftarrow 1$

- The fetch and decode phases of the instruction cycle must be modified \rightarrow Replace T_0, T_1, T_2 with $R'T_0, R'T_1, R'T_2$
- The interrupt cycle :

$RT_0: AR \leftarrow 0, TR \leftarrow PC$

$RT_1: M[AR] \leftarrow TR, PC \leftarrow 0$

$RT_2: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$

FURTHER QUESTIONS ON INTERRUPT

How can the CPU recognize the device requesting an interrupt ?


Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case ?

Should any device be allowed to interrupt the CPU while another interrupt is being serviced ?

How can the situation be handled when two or more interrupt requests occur simultaneously ?

COMPLETE COMPUTER DESCRIPTION

Flowchart of Operations



COMPLETE COMPUTER DESCRIPTION

Microoperations

Fetch	R'T ₀ :	AR ← PC
	R'T ₁ :	IR ← M[AR], PC ← PC + 1
Decode	R'T ₂ :	D ₀ , ..., D ₇ ← Decode IR(12 ~ 14), AR ← IR(0 ~ 11), I ← IR(15)
Indirect Interrupt	D ₇ /IT ₃ :	AR ← M[AR]
	T ₀ 'T ₁ 'T ₂ '(IEN)(FGI + FGO):	R ← 1
	RT ₀ :	AR ← 0, TR ← PC
	RT ₁ :	M[AR] ← TR, PC ← 0
	RT ₂ :	PC ← PC + 1, IEN ← 0, R ← 0, SC ← 0
Memory-Reference		
AND	D ₀ T ₄ :	DR ← M[AR]
	D ₀ T ₅ :	AC ← AC ∧ DR, SC ← 0
ADD	D ₁ T ₄ :	DR ← M[AR]
	D ₁ T ₅ :	AC ← AC + DR, E ← C _{out} , SC ← 0
LDA	D ₂ T ₄ :	DR ← M[AR]
	D ₂ T ₅ :	AC ← DR, SC ← 0
STA	D ₃ T ₄ :	M[AR] ← AC, SC ← 0
BUN	D ₄ T ₄ :	PC ← AR, SC ← 0
BSA	D ₅ T ₄ :	M[AR] ← PC, AR ← AR + 1
	D ₅ T ₅ :	PC ← AR, SC ← 0
ISZ	D ₆ T ₄ :	DR ← M[AR]
	D ₆ T ₅ :	DR ← DR + 1
	D ₆ T ₆ :	M[AR] ← DR, if(DR=0) then (PC ← PC + 1), SC ← 0

COMPLETE COMPUTER DESCRIPTION

Microoperations

Register-Reference

	$D_7I'T_3 = r$	(Common to all register-reference instr)
	$IR(i) = B_i$	($i = 0,1,2, \dots, 11$)
	$r:$	$SC \leftarrow 0$
CLA	$rB_{11}:$	$AC \leftarrow 0$
CLE	$rB_{10}:$	$E \leftarrow 0$
CMA	$rB_9:$	$AC \leftarrow AC'$
CME	$rB_8:$	$E \leftarrow E'$
CIR	$rB_7:$	$AC \leftarrow shr\ AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	$rB_6:$	$AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	$rB_5:$	$AC \leftarrow AC + 1$
SPA	$rB_4:$	If($AC(15)=0$) then ($PC \leftarrow PC + 1$)
SNA	$rB_3:$	If($AC(15)=1$) then ($PC \leftarrow PC + 1$)
SZA	$rB_2:$	If($AC = 0$) then ($PC \leftarrow PC + 1$)
SZE	$rB_1:$	If($E=0$) then ($PC \leftarrow PC + 1$)
HLT	$rB_0:$	$S \leftarrow 0$

Input-Output

	$D_7IT_3 = p$	(Common to all input-output instructions)
	$IR(i) = B_i$	($i = 6,7,8,9,10,11$)
	$p:$	$SC \leftarrow 0$
INP	$pB_{11}:$	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	$pB_{10}:$	$OUTR \leftarrow AC(0-7), FGO \leftarrow 0$
SKI	$pB_9:$	If($FGI=1$) then ($PC \leftarrow PC + 1$)
SKO	$pB_8:$	If($FGO=1$) then ($PC \leftarrow PC + 1$)
ION	$pB_7:$	$IEN \leftarrow 1$
IOF	$pB_6:$	$IEN \leftarrow 0$