


Chapter 1 - logic Gates

→ inverts or complements its input

NOT




$$B = \bar{A}$$

A	B
0	1
1	0

the Buffer gate have the ability to deliver large amounts of current

→ it's copy the input → Buffer gate

BUF



$$B = A$$

A	B
0	0
1	1

→ the logic gate that produces a high output only when all of the inputs are high


AND



A	B	y
0	0	0
0	1	0
1	0	0
1	1	1

produces a low output when all the inputs are high


NAND



A	B	y
0	0	1
1	0	1
0	1	1
1	1	0


A logic gate \rightarrow output is low when or more of the input is high

OR +



$$y = A + B$$

the opposite function of OR
NOR



$$y = \overline{A + B}$$

A	B	y
0	0	0
0	1	1
1	0	1
1	1	0

A	B	y
0	0	1
1	0	0
0	1	0
1	1	0

A logic gate that produces a high output only when its two inputs are at opposite levels

XOR



$$y = A \oplus B$$

*odd parity

produce high output when inputs are the same level

XNOR

*Even parity

produce high output if two inputs



$$y = \overline{A \oplus B}$$

A - B | y

A	B	y
0	0	1
0	1	0
1	0	0

A	B	y
0	0	1
0	1	0
1	0	0
1	1	1

Minterm \rightarrow product

Maxterm \rightarrow sumtion

Minterm: product that include all input variables.

$A\bar{B}\bar{C}$, $\bar{A}B\bar{C}$, ABC

Maxterm sum that include all input variables

$(A+B+C)$, $(\bar{A}+\bar{B}+\bar{C})$, $(\bar{A}+B+C)$

Sum of Product (SOP) $\rightarrow 1$

ORing of ANDing

Summation of minterms

Product of Sums (POS)

ANDing of ORed terms

Product of Maxterms

$$X = (A+B+C)(A+B+\bar{C})(A+\bar{B}+C)(\bar{A}+B+\bar{C})$$

Find the (SOP) $\rightarrow 0$

(POS) ~ 0

	A	B	C	X
①	0	0	0	0 $\rightarrow A+B+C$
Output	0	0	1	0 $\rightarrow A+B+\bar{C}$
	0	1	0	0 $\rightarrow A+\bar{B}+C$
	0	1	1	1 $\rightarrow \bar{A}B C$
1A	0	0	0	1 $\rightarrow A\bar{B}\bar{C}$
	1	0	1	0 $\rightarrow \bar{A}+B+\bar{C}$
1A	1	0	0	1 $\rightarrow A\bar{B}\bar{C}$
1A	1	1	0	1 $\rightarrow A B\bar{C}$
	1A	1	1	1 $\rightarrow A B C$

$$X = (\bar{A}B C) + (A\bar{B}\bar{C}) + (A B\bar{C}) + (A B C)$$

(SOP) ~ 1

Basic Rule Boolean Algebra:

$$1. A + 0 = A$$

$$2. A + 1 = 1$$

$$3. A \cdot 0 = 0$$

$$4. A \cdot 1 = A$$

$$5. A + A = A$$

$$\rightarrow 6. A + \bar{A} = 1$$

$$7. A \cdot A = A$$

$$8. A \cdot \bar{A} = 0$$

$$9. \bar{\bar{A}} = A$$

$$\rightarrow 10. A + AB = A$$

$$\rightarrow 11. A + \bar{A}B = A + B$$

$$\rightarrow 12. (A + B)(A + C) = A + BC$$

$$\text{Ex. } y = AB + \bar{A}B$$

$$= B(A + \bar{A})$$

$$= B(1)$$

$$= B$$

$$\text{Ex. } y = A(AB + ABC)$$

$$= A(AB(A + AC))$$

$$= A(B(A))$$

$$= (AA)B$$

$$= AB$$

$$A(AB(1+C))$$

$$A(AB(1))$$

$$\underline{AA}B$$

$$AB$$

Find some of product (SOP) $\rightarrow 1$

A	B	C	y
0	0	0	$\overset{1}{\cancel{A}\bar{B}\bar{C}} \rightarrow \bar{A}\bar{B}\bar{C}$
0	0	1	$\overset{0}{\cancel{A}\bar{B}\bar{C}} \rightarrow \bar{A}\bar{B}\bar{C}$
0	1	0	$\overset{1}{\cancel{A}\bar{B}\bar{C}} \rightarrow A\bar{B}\bar{C}$
0	1	1	$\overset{0}{\cancel{A}\bar{B}\bar{C}} \rightarrow A\bar{B}\bar{C}$
1	0	0	$\overset{1}{\cancel{A}\bar{B}\bar{C}} \rightarrow A\bar{B}\bar{C}$
1	0	1	$\overset{1}{\cancel{A}\bar{B}\bar{C}} \rightarrow A\bar{B}C$
1	1	0	$\overset{0}{\cancel{A}\bar{B}\bar{C}} \rightarrow \bar{A}\bar{B}C$
1	1	1	$\overset{1}{\cancel{A}\bar{B}\bar{C}} \rightarrow ABC$

$$\text{SOP} = (\bar{A}\bar{B}\bar{C}) + (\bar{A}\bar{B}\bar{C}) + (A\bar{B}\bar{C}) + (A\bar{B}C) + (ABC)$$

$$\text{POS} = (A + B + \bar{C})(A\bar{B}\bar{C})(\bar{A} + \bar{B} + C)$$


Boolean Algebra:




NAND



Negative-AND



NOR



Negative-OR


Example 1

$$F = AB' + C'D + AB' + C'D \\ = \boxed{AB' + C'D}$$

$$F = (\overline{A} + \overline{B}) + \overline{C} = (\overline{A} + \overline{B}) \cdot \overline{C} = (\overline{A} + \overline{B}) \cdot \overline{C} = \boxed{\overline{A}\overline{C} + \overline{B}\overline{C}}$$

$$F = (\overline{A} + B) + CD = \boxed{(\overline{A} \cdot \overline{B}) * \overline{C} \overline{D}} \quad \checkmark$$

(1)



$$\boxed{F = ABC + A\bar{C} + BC}$$

$$AB + A\bar{B}C + A\bar{B}C$$

↓ ↓ ↓ ↓ ↓ ↓

1 1 1 0 1 1 1 1

K-map :

→ Use K-map to minimize the following :

a) $AB + A\bar{B}C + ABC$

1 1 1 0 1 1 1 1

		C		ABC	
		0	1	11	10
A	0	1			
	1	1	1		
B	0				
C	1				
ABC	110			111	
111				101	

$AB + AC$

b) $A + BC$

		C		ABC	
		0	1	110	111
A	0	1		111	100
	1	1	1	111	101
B	0			110	100
C	1			111	101
ABC	110			100	101
111				101	111
101				110	111

110 011

$A + BC$

110 111

BC

100

101

111

100

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

101

110

111

$$\bar{B}\bar{C}D + A\bar{C}D + A\bar{C}\bar{D} + \bar{B}CD$$

d) $\frac{\begin{array}{cccc} 1 & 0 & 0 & 1 \\ 1 & 1 & 0 & \\ 1 & 0 & 1 & \\ 0 & 1 & 1 & 0 \end{array}}{AB\bar{C}D + A\bar{C}D + B\bar{C}D + \bar{A}\bar{B}CD}$

AB	CD	00	01	11	10
00					
01		1	1		
11		1	1	1	1
10		1	1		

$$\begin{array}{c} AB \\ 0101 \\ 1101 \\ CD \end{array}$$

$$\begin{array}{c} ABCD \\ 1101 \\ 1001 \end{array}$$

$$A\bar{C}D$$

$$\begin{array}{c} ABCD \\ 0101 \\ 1101 \\ BCD \\ \hline A\bar{C}D \end{array}$$

$$A\bar{C}D + B\bar{C}D + BC\bar{D}$$

$$\begin{array}{c} ABCD \\ 1101 \\ 1001 \\ A\bar{C}D \\ 1110 \\ BCD \\ \hline 1110 \end{array}$$

Multiplexers & decoders:

Types of Logic Circuits

Combinational Logic:

Memoryless \rightarrow decoders, Encoders, Multiplexers, Adder
 \rightarrow without memory

Sequential logic:


\rightarrow has memory

2:1 Multiplexer \rightarrow select one data output from 2 data

Many inputs and one output


S	y
0	D ₀
1	D ₁

$$\bar{S}D_0 + SD_1$$



$$y = \bar{S}D_0 + SD_1$$

multiplexer equation




4:1 Multiplexer

- Selects one data output from 4 data inputs

S₁

S ₁	S ₀	(y)
0	0	D ₀
0	1	D ₁
1	0	D ₂
1	1	D ₃



number of input


to find number of selector $\log_2 N$

$$S_1 \bar{S}_0 D_0 + S_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$

- AND2 Using 4:1 MUX

↳ 2 input AND Function using 4:1 MUX

A	B	y
0	1	0
1	0	0
1	1	1
0	0	0




$$y = AB$$

- implement 2-input AND function using 2:1 Mux


$$A = 0 \rightarrow y = 0$$

$$A = 1 \rightarrow y = B$$



implement 2 input XOR function using 4:1 MUX


A	B	y
0	0	0
0	1	1
1	0	1
1	1	0



$$A \oplus B = \bar{A}B + A\bar{B}$$


→ by using 2:1 MUX

$$\begin{array}{ll} A=0 & y=B \\ A=1 & y=\bar{B} \end{array}$$



Implement the following function using 8:1 MUX


A	B	C	y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0



a) 1:1 multiplexer and one inverter

$$y = \bar{A}\bar{B}\bar{C} + ABC$$


A	B	y
0	0	\bar{C}
1	0	0
0	1	0
1	1	C



(c) a 2:1 Multiplexer and two other logic gates

$$y = \bar{A}\bar{B}\bar{C} + ABC$$


A	y
0	$\bar{B}\bar{C}$
1	$\bar{B}C$



(b) a 4:1 multiplexer and no other gates


$$y = B + \bar{A}\bar{C}$$

A	B	y
0	0	1
1	0	B
0	1	B
1	1	B



Example: Write A minimized Boolean equation for the function

C D	X
0 0	1
1 0	0
0 1	0
1 1	1



$$X = \bar{C}\bar{D} + CD = C\bar{D} = \bar{C}\oplus D \rightarrow X \text{ is NOR}$$

A	y
0	$\bar{C}\bar{D} + CD$
1	1

$$y = \bar{A}(\bar{C}\bar{D} + CD) + A = \boxed{\bar{C}\bar{D} + CD + A}$$


Example

A B	y
0 0	1
0 1	$\bar{C}+D$
1 0	$\bar{C}+D$
1 1	0

$\bar{A}\bar{B} + \bar{A}B$

$$\bar{A}\bar{B} + \bar{A}B(\bar{C}+D) + A\bar{B}(\bar{C}+D)$$

$$\bar{A}\bar{B} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D}$$



AB	00	01	11	10	
00	1	1	1	1	0000
01	1				0001
11					0011
10	1				0010

$$\overline{AB}$$


$$\bar{A}\bar{B} + \bar{A}\bar{C}\bar{D} + \bar{B}\bar{C}\bar{D}$$

$$\overline{B}\bar{C}\bar{D}$$

$$\begin{matrix} 0000 \\ 0100 \\ \hline \bar{A} + \bar{C}\bar{D} \end{matrix}$$

■ Decoder is a digital that detects the presence of a specified combination of bits (pattern) on its input

$1011 \rightarrow 1$



Producing a high output when 1011 is on the inputs


→ Half Adder:

$$S = \boxed{\quad} = A + B$$


↳ accepts two binary digits on its input and produce two binary digits on its output

$$\begin{array}{l} A \quad B \\ 0+0=0 \\ 0+1=1 \\ 1+0=1 \\ 1+1=10 \end{array}$$

A	B	Cout	S
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	0



$$\begin{aligned} S &= A \oplus B \\ \text{Cout} &= AB \end{aligned}$$



■ Full Adder:


→ accepts two input bits and an input carry and generates a sum output and an output carry.

Cin	A	B	Cout	S	$S = A \oplus B \oplus C$
0	0	0	0	0	
0	0	1	0	1	
0	1	0	1	0	
0	1	1	1	1	
1	0	0	0	1	
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	

$Cin\ B$	$Cin\ A$	$A\ B$	S	$Cout$
111	110	011	1	1
101	111	111	0	0

$AB + ACin + CinB = AB + Cin(A+B)$



→ Demultiplexers:



(1X4) Demultiplexer


Data input S_1, S_0	D_0	D_1	D_2	D_3	$D_0 = D_{in} \bar{S}_0 \bar{S}_1$
D_{in} 0 0	1	0	0	0	$D_1 = D_{in} \bar{S}_1 S_0$
D_{in} 0 1	0	1	0	0	$D_2 = D_{in} S_1 \bar{S}_0$
D_{in} 1 0	0	0	1	0	$D_3 = D_{in} S_1 S_0$
D_{in} 1 1	0	0	0	1	

→ Encoder (decimal → binary) مشفر



x_0	x_1	x_2	x_3	y_1	y_0	x_7
1	0	0	0	0	0	0
0	1	0	0	0	1	1
0	0	1	0	1	0	0
0	0	0	1	1	1	1

Decoder (binary → decimal) نحو الشفرات



x_0	x_1	y_0	y_1	y_2	y_3	Logic expression using SOP
0	0	0	1	0	0	$y_0 = m_0 = \bar{x}_0 \bar{x}_1$
1	0	1	0	1	0	$y_1 = m_1 = \bar{x}_0 x_1$
2	1	0	0	0	1	$y_2 = m_2 = x_0 \bar{x}_1$
3	1	1	0	0	1	$y_3 = m_3 = x_0 x_1$

$E_n = \square = j_{\text{out}}$



de $\square = j_{\text{out}}$
decoder + OR

→ Read only memory [Rom]

↳ Store binary information permanently

* its a decoder connected to ORs

$b \rightarrow d$



* Implement the Rom that store this data

Address

Data

4 Addresses = 4 decoders

0

1011

1

011

2

100

3

010

decoder truth table

ORs

AB

y_3

y_2


y_1

y_0

(f₁)

f₂

f₃



A	B	y_3	y_2	y_1	y_0	(f ₁)	f ₂	f ₃
0	0	0	0	0	0	1	0	1
0	1	0	0	1	0	0	1	1
1	0	0	1	0	0	1	0	0
1	1	1	0	0	0	0	1	0

types of Rom :

- Rom: Store information (function) during production

■ Mask is used in the production process

■ Unalterable غير قابل للتعديل

■ low cost for large quantity production → used in final products

■ PROM (programmable Rom) :

Store info electrically using PROM programmer at the user's site

■ Unalterable

■ higher cost than ROM → used in the system development Phase,

→ can be used in small quantity system

■ EEPROM (ErasableROM)

■ Store info electrically using PROM programmer at the user's site

■ ~~stored info~~ is erasable (alterable) using UV

light (electrically in some devices) and rewritable.

■ higher cost than PROM but reusable → used in the system development

■ Not used in the system production due to erasability

→ Integrated Circuits :

• Classification by circuits density:

- SSI \rightarrow several (less than 10) independent gates
- MSI \rightarrow 10 to 200 gates : Decoder, adder, register, parity checker
- LSI \rightarrow 200 to few thousand gates: Digital subsystem
Processor, memory, etc

- VLSI \rightarrow Thousands of gates: Digital system, Microprocessor, memory module


• Classification by technology:

- Transistor-transistor logic (TTL) \rightarrow Bipolar transistors, NAND
- Emitter-coupled logic (ECL) \rightarrow Bipolar transistor, Nor
- Metal-oxide semiconductor (MOS) \rightarrow unipolar transistor, high density
- CMOS Complementary Mos \rightarrow Low power consumption

■ Register Transfer Language:


■ A digital system is an interconnection of digital hardware modules that accomplish a specific information processing task.

■ the various modules are interconnected with common data and control paths to form a digital computer system



* Digital Computer = Registers + Microoperations Hardware + Control Functions

- Microoperation: An elementary operation performed during one clock, the information stored in one or more registers



$$R \leftarrow f(R, R)$$

f : Shift, Count, Clear, Load, Add, ...

→ Register transfer language (RTL) :

RTL: is the symbolic notation used to describe the microoperation transfer among registers.


Symbol	Description	Examples
Letters and numerals	denote a register	MAR, R2
Parentheses()	a part of a register	R3(0,7), R1(11)
Arrow ←	data transfer of data	$R_3 \leftarrow R_2$
Comma	Separates two microoperation	$R_3 \leftarrow R_2, R_4 \leftarrow R_1$
Colon :	Terminates control condition	p: $R_3 \leftarrow R_2$

Control Condition

- the control condition means that the transfer operation if $P=1$

$P: R_3 \leftarrow R_1$


Transfer of n-bit data from R_1 to R_2 when $P=1$



Bus transfer

→ Bus transfer for Register R_0 to R_3 in 4 bit bus system is

Shown below:



- K registers of n bits can be multiplexed to produce a n -line common bus

- n MUX are needed (= bit numbers)

- the size of each MUX is $K \times 1$ (= number of register $\times 1$)

- w selection line are needed where, $2^w \geq K$

$$K = 64$$

Example → for Register R_0 to R_{31} in a 16 bit bus system

what is the Mux size we use? how many Select bits are needed?

Mux size = bit numbers = 16 /

Mux size = 64×1

→ Memory transfer


→ {transfer from memory}

• The read operation is the transfer of information from a memory word to outside environment: $DR \leftarrow M[AR]$

• The write operation is the transfer of new information to be stored into a memory word $M[AR] \leftarrow R_L$

→ {transfer to memory}

Registers



* AR: address register

* DR: data register

decoder

→ Micro operations in computers can be one of three types;

1. Arithmetic

2. logic

3. Shift

$$R_3 \leftarrow R_1 + R_2$$

R_1 plus R_2

$$R_3 \leftarrow R_1 - R_2$$

R_1 minus R_2

$$R_2 \leftarrow \bar{R}_2$$

1's complement of R_2

$$R_2 \leftarrow \bar{R}_2 + 1$$

2's complement

$$R_3 \leftarrow R_1 + \bar{R}_2 + 1$$

2's complement plus R_1 (subtract)

$$R_1 \leftarrow R_1 + 1$$

increment the contents of R_1 by 1


et

$$R_1 \leftarrow R_1 - 1$$

decrement


" " "

► Arithmetic hardware implementation "4 bit binary adder"





→ Binary Incrementor :



hardware Organization of Digital Computer :

■ The Set of register it contains of function

- The Sequence of micro-operations performed on the binary information stored in the Registers
- The Control initiates the Sequence of micro-operation

→ Micro - operation :

- Micro-operation are the basis of Micro-processors
- the operation executed on data stored in Register are called Micro operation
- the Micro-processor performs the micro-operation in order to realize the instruction
- the Micro-operations only specify which data transfers may occur

Four types of micro-operation

- Register transfer Microoperation
- Arithmetic microoperation
- Logic microoperation
- Shift microoperation

→ Register Transfer Language :

- A smbolic language, symbolic
- A convenient tool for describing internal organization of digital computers
- Can also be used to facilitate the design process of digital system


Bus and memory transfers:

- paths must be provided to transfer information from one register to another
- A Common Bus System is a scheme for transferring information between registers in a multiple-register
- A bus: set of common lines, one for each bit of a register
the binary information transferred through it
- Control signals determine which register is selected by bus

→ Bus selection: two selection lines S_1 and S_0 are connected to the selection inputs

S_1	S_0	R
0	0	A
0	1	B
1	0	C
1	1	D

adder - Subtractor :



$$B = \overline{O} \cdot B + O \cdot \overline{B}$$

$$\bar{B} = \overline{1} \cdot \bar{B} + 1 \cdot B$$

$$O \cdot \bar{B} + \bar{O} \cdot B = B$$

$$m=0 \Rightarrow A+B$$

$$m=1 \Rightarrow A_0 + \bar{B}_0 + 1 = \boxed{A_0 - B_0}$$

subtractor

* $A+1 \rightarrow$ Incrementer
 $A-1 \rightarrow$ Decrementer

⇒ Logic Micro Operations :

$$f_0 = 0$$

$$F \leftarrow 0$$

Clear

$$f_1 = Xy$$

$$F \leftarrow A \wedge B$$

AND

$$f_2 = Xy'$$

$$F \leftarrow A \wedge \bar{B}$$

AND

$$f_3 = X$$

$$F \leftarrow A$$

Transfer A

$$f_4 = \bar{X}y$$

$$F \leftarrow \bar{A} \wedge B$$

Transfer B

$$f_5 = y$$

$$F \leftarrow B$$

Exclusive-OR

$$f_6 = X \oplus Y$$

$$F \leftarrow A \oplus B$$

OR

$$f_7 = X + y$$

$$F \leftarrow A \vee B$$

Nor

$$f_8 = \overline{(X+y)}$$

$$F \leftarrow \overline{A \vee B}$$

XNor

$$f_9 = \overline{(X \oplus y)}$$

$$F \leftarrow \overline{A \oplus B}$$

$F_{10} = y$	$F \leftarrow B^{\complement}$	complement B
$F_{21} = x+y$	$F \leftarrow A \vee B^{\complement}$	
$F_{12} = x^{\complement}$	$F \leftarrow A^{\complement}$	complement A
$F_{13} = \bar{x}+y$	$F = A^{\complement} \vee B$	
$F_{14} = L(\bar{x}y)$	$F = \overline{A \wedge B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{all } 1's$	Set to all 1's

→ Shift Microoperations

- There are three types of Shift operation:
logic shift, circular shift (Rotate), Arithmetic shift

$R \leftarrow \text{shl } R$	shift left register R
$R \leftarrow \text{shr } R$	Shift-right register R
$R \leftarrow \text{cil } R$	Circular shift-left
$R \leftarrow \text{cir } R$	Circular shift-right
$R \leftarrow \text{ashl } R$	Arithmetic shift-left
$R \leftarrow \text{ashr } R$	Arithmetic shift-right


Arithmetic operation ($S_3 S_2 = 00$)

logic operation ($S_3 S_2 = 01$)

Shift right operation ($S_3 S_2 = 10$)

Shift left operation ($S_3 S_2 = 11$)

→ Shift micro-operations explained



R ← Shr R 0 B_{n-1} B_{n-2} ... B₃ B₂ B₁


R ← Shl R B_{n-2} B_{n-3} B_{n-4} ... B₁ B₀ 0

R ← cir R B₀ B_{n-1} B_{n-2} ... B₃ B₂ B₁

R ← cil B_{n-2} B_{n-3} B_{n-4} ... B₁ B₀ B_{n-1}


R ← ashR R B_{n-1} B_{n-1} B_{n-2} ... B₃ B₂ B₁

R ← ashL R B_{n-2} B_{n-3} B_{n-4} ... B₁ B₀ 0



Instruction Codes :

- The user of a computer can control the process by mean of a program
- A program is a set of instructions that specify the operation, operands, and the sequence by which the processing has to occur
- A computer instruction is a binary code that specifies a sequence of microoperation for the computer to perform a specific operation.
- The instruction code is divided into operation part and address part




Stored program Organization :

- The simplest way to organize a computer is to have one processor and an instruction code with two parts
- Instructions are stored in one section of memory and data in another.
- 12 bits are needed to specify an address
address part length = 12 bits
Number of addresses = $2^{12} = 4096 = 4KB$

- if each instruction code is stored in one 16-bit memory word
 then 12 bits \rightarrow in the address part will specify the address of an operand
 and 4 bits \rightarrow will be available for the opcode part to specify one of 16 possible operations $\rightarrow 2^4 = 16$ [4-bit | 12-bit]

- The operation is performed with the memory operand and the content of AC register




indirect Address: \rightarrow Select the operation

1bit	3-bits	2-bits
I	op Code	Address

\rightarrow the address in the memory


to know the difference between
direct and indirect access

= 0 \rightarrow Direct
= 1 \rightarrow Indirect




#Computer Register:

Registers are needed for storing Instructions and address for data manipulations.



S_2	S_1	S_0	Registers
0	0	1	*
0	0	0	AR
0	1	1	PC
0	1	0	DR
1	0	1	AC
1	1	0	IR
1	1	1	TR
			Memory

Common Bus System:



① $001 \rightarrow AR$
 110 $\rightarrow TR$
 111 \rightarrow memory
 ②

• Instruction Types:

- Functional Instructions:

Arithmetic, logic, shift instructions

• Add, CMA, INC, CIR, CIL, AND, CLA

- Transfer Instructions:

• Data transfers between the main memory and processor register

• LDA, STA

- Control Instruction:


- program sequencing and control
- BUN, BSA, ISZ

- INPUT/OUTPUT Instruction:


- Input and output
- INP, OUT

Computer Instruction Types :


(a) Memory-reference instruction



(b) Register-reference instruction



(c) input-output instruction



Xex Code

Description

I = 0

I = 1

0XXX

8XXX

AND memory word to Ac

1XXX

9XXX

ADD memory word to Ac

2XXX

AXXX

LDA, Load Ac from memory

3XXX

BXXX

(STA), store content of Ac into memory

4XXX

CXXX

(BUN), Branch unconditionally

5XXX

DXXX

(BSA), Branch and save return address

6XXX

EXXX

(ISZ), Increment and skip if Zero

7800

CLA → Clear Ac

7400

CLE → Clear E

7200

CMA → Complement Ac

7100

CME → Complement E

7080

CIR → Circulate right Ac and E

7040

CIL → Circulate left Ac and E

7020

INC → Increment Ac

7010

SPA → Skip next instr. if Ac is positive

7008

SNA → Skip next instr. if Ac is negative

7004

SZA → Skip next instr. if Ac is zero

7002

SZE → Skip next instr. if E is zero

7001

HLT → Halt computer

F800	INP , Input character to Ac
F400	OUT , output character from Ac
F200	SKI , skip on input flag
F100	SKO , skip on output flag
F080	ION Interrupt on
F040	IOF Interrupt off

Timing and Control:

- The timing for all registers in the basic computer is controlled by a master clock generator.
- The state of a register do not change unless the register is enable by a control signal which is generated in the control unit and provide control inputs for all circuits in the computer

■ Types of Control Organization:


1. Hardwired Control:

- implemented with digital circuits
- require changes in the wiring to modify the design

2. Micro programmed control:

- Control information stored in a control memory
- Modification are done by updating the micro program

#Control Unit Of Basic Computer:



■ Instruction cycle :


- 1. Fetch an instruction from memory
 - 2. Decode the instruction
 - 3. Read the effective address from memory
 - 4. Execute the Instruction

• Every different processor has its own (different) cycle

INPR → 8 bits
 OUTR → 8 bits
 FGI → inputFlag - 1bit
 FGO → outputFlag - 1bit
 I EN → Interrupt enable - 1bit

input - output terminals :

↳ Send and receive serial information



- the serial info from Keyboard is shifted into INPR

- " " " " For the printer is stored in the OUTR

- INPR and OUTR communicate with terminal "serially" and with AC "parallel"

- the flags are needed to synchronize the timing difference between I/O device and the computer

#

QUESTIONS ON Interrupt :

- How can the CPU recognize the device requesting an interrupt?
if the CPU detects a signal on the interrupt request line, it passes control to the interrupt handler routine
- how can the CPU obtain the starting address of the appropriate routine in each case? We are aware that the fetch, decode, execute and read/write operations make up the instruction cycle
The CPU will check for interruptions to be handled after each instruction cycle

Should any device be allowed to interrupt the CPU while another interrupt is being serviced? \rightarrow NO

• how can the situation be handled when two or more interrupt requests occur simultaneously?

if there is only "single interrupt" and when multiple interrupt occurs
then it will have certain external controller to handle it

الحلقة

Control Unit (CU)

\hookrightarrow a processor translates from machine instructions to the control signals for the microoperations that implement them.

the ways that control unit implemented in:

• hardwired control: always تتوالى always, ولا

- CU is made up of sequential and combinational circuits to generate the control signals

• Microprogrammed Control:

- Activate the necessary control signals.