

FINAL PROJECT

RISC_V

الإسم
عبدالرحمن سعد سمهودي

ALU

```
1 module ALU(  
2     input wire [2:0] ALU_Control,  
3     input wire [31:0] A,B,  
4     output reg Zero_Flag,Sign_Flag,  
5     output reg [31:0] ALU_Result  
6 );  
7  
8 always @(*)begin  
9  
10    case(ALU_Control)  
11    3'b000:begin  
12        ALU_Result = A + B ;  
13        end  
14    3'b001:begin  
15        ALU_Result = A << B[4:0] ;  
16        end  
17    3'b010:begin  
18        ALU_Result = A - B ;  
19        end  
20    3'b100:begin  
21        ALU_Result = A ^ B ;  
22        end  
23    3'b101:begin  
24        ALU_Result = A >> B[4:0] ;  
25        end  
26    3'b110:begin  
27        ALU_Result = A | B ;  
28        end  
29    3'b111:begin  
30        ALU_Result = A & B ;  
31        end  
32    default:begin  
33        ALU_Result = 32'b0 ;  
34        end  
35    endcase  
36  
37    Zero_Flag = (ALU_Result==0)? 1'b1 : 1'b0;  
38    Sign_Flag = ALU_Result[31] ;  
39  
40 end  
41 endmodule
```

Branch_Control_Logic

```
C: > Users > Abdo Saad > OneDrive > Desktop > FINAL_PROJECT > Branch_Control_Logic.v
1  module Branch_Control_Logic(
2      |
3      |
4      |
5      |
6      |
7  );
8
9  always@(*)begin
10     case(func3)
11         3'b000 : PCSrc = Branch & Zero_Flag;
12         3'b001 : PCSrc = Branch & ~Zero_Flag;
13         3'b100 : PCSrc = Branch & Sign_Flag;
14         default : PCSrc = 1'b0;
15     endcase
16 end
17 endmodule
```

Control_Unit_ALU_Decoder

```
> Users > Abdo Saad > OneDrive > Desktop > FINAL_PROJECT > Control_Unit_ALU_Decoder.v
1  module Control_Unit_ALU_Decoder (
2      input wire [1:0] ALUOP,
3      input wire [2:0] funct3,
4      input wire op5, funct7,
5      output reg [2:0] ALUcontrol
6  );
7
8  always @(*) begin
9      case (ALUOP)
10
11         2'b00: ALUcontrol = 3'b000;
12
13         2'b01: begin
14             case (funct3)
15                 3'b000, 3'b001, 3'b100: ALUcontrol = 3'b010;
16                 default: ALUcontrol = 3'b000;
17             endcase
18         end
19
20         2'b10: begin
21             case (funct3)
22                 3'b000: begin
23                     if ({op5, funct7} == 2'b00 || {op5, funct7} == 2'b01)
24                         ALUcontrol = 3'b000;
25                     else if ({op5, funct7} == 2'b10)
26                         ALUcontrol = 3'b010;
27                     else
28                         ALUcontrol = 3'b000;
29                 end
30                 3'b001: ALUcontrol = 3'b001;
31                 3'b100: ALUcontrol = 3'b100;
32                 3'b101: ALUcontrol = 3'b101;
33                 3'b110: ALUcontrol = 3'b110;
34                 3'b111: ALUcontrol = 3'b111;
35                 default: ALUcontrol = 3'b000;
36             endcase
37         end
38         default: ALUcontrol = 3'b000;
39     endcase
40 end
```

Control_Unit_Main_Decoder

```
> Users > Abdo Saad > OneDrive > Desktop > FINAL_PROJECT > Control_Unit_Main_Decoder.v
1  module Control_Unit_Main_Decoder(
2      input wire [6:0] Opcode,
3      output reg RegWrite,
4      output reg [1:0] ImmSrc,
5      output reg ALUSrc,
6      output reg MemWrite,
7      output reg ResultSrc,
8      output reg Branch,
9      output reg [1:0] ALUOp
10     );
11     always@(*)begin
12         RegWrite = 1'b0;
13         ImmSrc = 2'b00;
14         ALUSrc = 1'b0;
15         MemWrite = 1'b0;
16         ResultSrc = 1'b0;
17         Branch = 1'b0;
18         ALUOp = 2'b00;
19     case(Opcode)
20     7'b000_0011 : begin
21         RegWrite = 1'b1;
22         ALUSrc = 1'b1;
23         ResultSrc = 1'b1;
24     end
25     7'b010_0011 : begin
26         ImmSrc = 2'b01;
27         ALUSrc = 1'b1;
28         MemWrite = 1'b1;
29     end
30     7'b011_0011 : begin
31         RegWrite = 1'b1;
32         ALUOp = 2'b10;
33     end
34     7'b001_0011 : begin
35         RegWrite = 1'b1;
36         ALUSrc = 1'b1;
37         ALUOp = 2'b10;
38     end
39     7'b110_0011 : begin
40         ImmSrc = 2'b10;
41         Branch = 1'b1;
42         ALUOp = 2'b01;
43     end
44     end //I added default case above
45 endcase end endmodule
```

Data_Memory

```
module Data_Memory #(parameter DATA_WIDTH = 32, DATA_DEPTH=32,ADDR_DEPTH = 64)
(
    input wire WE,
    input wire clk,
    input wire [31:0]A,
    input wire [31:0]WD,
    output [31:0]RD
);

reg [DATA_WIDTH-1 : 0] data_memory [0 : ADDR_DEPTH -1];

always@(posedge clk) begin
    if(WE) begin
        data_memory[A[31:2]] <= WD;
    end
end

assign RD = data_memory[A[31:2]];

endmodule
```

Instruction_Memory

```
C: > Users > Abdo Saad > OneDrive > Desktop > FINAL_PROJECT > Instruction_Memory.v
1  module Instruction_Memory #(parameter ROM_WIDTH = 32 ,ROM_DEPTH = 64 )
2      (
3          input wire [31:0] address ,
4          output reg [31:0] Instr
5      );
6
7      reg [ ROM_WIDTH-1 : 0 ] mem [ 0 : ROM_DEPTH - 1 ] ;
8
9      always@(*) begin
10         Instr = mem[address[31:2]];
11     end
12     initial begin
13         $readmemh("program.txt",mem);
14     end
15 endmodule
```

MUX2x1

```
module MUX2x1 #(
    parameter WIDTH = 32
) (
    input wire [WIDTH-1:0] in0,
    input wire [WIDTH-1:0] in1,
    input wire sel,
    output wire [WIDTH-1:0] out
);

    assign out = (sel) ? in1 : in0;

endmodule
```

Next_PC_logic

```
module Next_PC_logic(
    input wire [31:0] PC, ImmExt,
    input wire PCSrc,
    output reg [31:0] PCNext
);

    always @(*) begin
        PCNext = (PCSrc == 0) ? (PC + 4) : (PC + ImmExt);
    end
endmodule
```

Program Counter

```
module PC(
    input wire [31:0] NextPC,
    input wire areset, clk, Load,
    output reg [31:0] PC
);

    always@(posedge clk or negedge areset) begin

        if(~areset)
            PC <= 32'b0;
        else begin
            PC <= (Load == 0) ? PC : NextPC;
        end
    end

endmodule
```

Register File

```
> Users > Abdo Saad > OneDrive > Desktop > FINAL_PROJECT > Register_File.v
1  module Register_File #(parameter ADDR_WIDTH = 32 , ADDR_DEPTH =32 )
2      (
3          input wire clk,WE3,rst,
4          input wire [4:0] A1,A2,A3,
5          input wire [31:0] WD3,
6          output [31:0] RD1,RD2
7      );
8      reg [ADDR_WIDTH-1 : 0] reg_file [0 : ADDR_DEPTH-1];
9
10
11      integer i=0;
12      always@(posedge clk or negedge rst ) begin
13          if(!rst)begin
14              for(i=0;i<ADDR_DEPTH;i=i+1)begin
15                  reg_file[i] <= 0;
16              end
17          end
18          else begin
19              if( WE3 && (A3 != 5'b0 ) ) begin
20                  reg_file[A3] <= WD3;
21              end
22          end
23      end
24      end
25      assign RD1 = (A1==5'b0 )? 32'b0 : reg_file[A1];
26      assign RD2 = (A2==5'b0 )? 32'b0 : reg_file[A2];
27  endmodule
```

Sign Extend

```
C: > Users > Abdo Saad > OneDrive > Desktop > FINAL_PROJECT > Sign_Extend_Unit.v
1  module Sign_Extend (
2      input wire [31:0] Instr,
3      input wire [1:0] ImmSrc,
4      output reg [31:0] ImmExt
5  );
6      always @(*) begin
7          case (ImmSrc)
8              2'b00: ImmExt = {{20{Instr[31]}}, Instr[31:20]};
9
10             2'b01: ImmExt = {{20{Instr[31]}}, Instr[31:25], Instr[11:7]};
11
12             2'b10: ImmExt = {{19{Instr[31]}}, Instr[31], Instr[7], Instr[30:25], Instr[11:8], 1'b0};
13
14             default: ImmExt = 32'b0;
15         endcase
16     end
17 endmodule
18
```

TOP_MODULE:

```
module RISC_V_SingleCycle_Processor (  
    input wire clk,  
    input wire reset  
);  
  
    // ===== PC =====  
    wire [31:0] PC, PCNext;  
    wire PCSrc;  
    wire [31:0] ImmExt;  
    wire [31:0] Result;  
    Program_Counter pc_reg (  
        .NextPC(PCNext),  
        .areset(reset),  
        .clk(clk),  
        .Load(1'b1),  
        .PC(PC)  
    );  
  
    Next_PC_logic pc_next_logic (  
        .PC(PC),  
        .ImmExt(ImmExt),  
        .PCSrc(PCSrc),  
        .PCNext(PCNext)  
    );  
  
    // ===== Instruction Memory =====  
    wire [31:0] Instr;  
  
    Instruction_Memory instr_mem (  
        .address(PC),  
        .Instr(Instr)  
    );
```



```

// ===== Instruction Fields =====
wire [6:0] opcode = Instr[6:0];
wire [4:0] rd     = Instr[11:7];
wire [2:0] funct3 = Instr[14:12];
wire [4:0] rs1    = Instr[19:15];
wire [4:0] rs2    = Instr[24:20];
wire [6:0] funct7 = Instr[31:25];

// ===== Control Signals =====
wire RegWrite, ALUSrc, MemWrite, ResultSrc, Branch;
wire [1:0] ALUOp, ImmSrc;

Control_Unit_Main_Decoder main_decoder (
    .Opcode(opcode),
    .RegWrite(RegWrite),
    .ImmSrc(ImmSrc),
    .ALUSrc(ALUSrc),
    .MemWrite(MemWrite),
    .ResultSrc(ResultSrc),
    .Branch(Branch),
    .ALUOp(ALUOp)
);

```

```

// ===== Register File =====
wire [31:0] RD1, RD2;

Register_File reg_file (
    .clk(clk),
    .WE3(RegWrite),
    .rst(reset),
    .A1(rs1),
    .A2(rs2),
    .A3(rd),
    .WD3(Result),
    .RD1(RD1),
    .RD2(RD2)
);

// ===== Sign Extend =====

Sign_Extend sign_extend (
    .Instr(Instr),
    .ImmSrc(ImmSrc),
    .ImmExt(ImmExt)
);

// ===== ALU Decoder =====
wire [2:0] ALUControl;

Control_Unit_ALU_Decoder alu_decoder (
    .ALUOP(ALUOp),
    .funct3(funct3),
    .op5(funct7[5]),
    .funct7(funct7[0]),
    .ALUcontrol(ALUControl)
);

```

```

// ===== ALU =====
wire [31:0] SrcB, ALUResult;
wire Zero_Flag, Sign_Flag;

MUX2x1 #(.WIDTH(32)) alu_src_mux (
    .in0(RD2),
    .in1(ImmExt),
    .sel(ALUSrc),
    .out(SrcB)
);

ALU alu_unit (
    .ALU_Control(ALUControl),
    .A(RD1),
    .B(SrcB),
    .Zero_Flag(Zero_Flag),
    .Sign_Flag(Sign_Flag),
    .ALU_Result(ALUResult)
);

// ===== Data Memory =====
wire [31:0] ReadData;

Data_Memory data_mem (
    .WE(MemWrite),
    .clk(clk),
    .A(ALUResult),
    .WD(RD2),
    .RD(ReadData)
);

// ===== Result MUX =====

```

```

// ===== Result MUX =====

MUX2x1 #(.WIDTH(32)) result_mux (
    .in0(ALUResult),
    .in1(ReadData),
    .sel(ResultSrc),
    .out(Result)
);

// ===== Branch Logic =====
Branch_Control_Logic branch_logic (
    .Zero_Flag(Zero_Flag),
    .Sign_Flag(Sign_Flag),
    .Branch(Branch),
    .funct3(funct3),
    .PCSrc(PCSrc)
);

endmodule

```

AFTER RUN THIS MACHINE CODE **IN THE INSTRUCTION MEMORY**

00004033

00000093

00100113

00100193

00100213

00000293

00a00313

00000393

00418c63

00110133

404181b3

00229393

0023a023

00420a63

002080b3

004181b3

00229393

0013a023

00128293

fc62cae3

00000000

This code is implemented in the Fibonacci sequence

The waveform

