
- Objectives
  - > To implement the basic circuits of DSP operation
- LAB contents
  - > LAB4: Multiply and Accumulation

## Design Description

Please design a Multiply and Accumulation(MAC) with two 4bits inputs.

## Block Diagram



## Specifications

- Top module name : mac (File name: mac.v)
- Input pins: in\_a[3:0], in\_b[3:0], in\_valida, in\_validb, reset, clk
- Output pins: mac\_out[10:0], out\_valid,
- All inputs and outputs are synchronized at clock positive edge.
- It is synchronous-reset architecture, both outs become 0 when the reset equal to 1.
- Note that in\_a, in\_b are 4-bits signed integer number. Please design the circuit without overflow.
- The two operands are valid when the control signals "in\_valida" and "in\_validb" are 1, respectively.
- ➤ After 8 MACs, output the result and assert the "out\_valid" signal
- Note that two control signals are in a "one-to-one" manner, so you do not have to buffer the operands.