

Abdelrahman Atef Youssef


Submitted to: Eng. Sara

Design Track

Table of Contents


Archite	ecture:	2
Codes	& Block diagrams:	3
1)	mux_2:	3
2)	add_by_4:	3
3)	imm_ext:	4
4)	add_to_ImmExt:	4
5)	PC:	5
6)	reg_file:	6
7)	instr_mem:	7
8)	data_mem:	7
9)	alu:	8
10)	alu_decoder:	9
11)	main_decoder:	10
12)	ctrl_unit:	11
13)	datapath:	12
14)	top:	13
15)	tb:	14
Testbench:		15
Program (1):		15
W	/avefroms:	15
Program (2):		17
Ex	xample (1): Factorial of 5!	18
Ex	xample (2): Factorial of 6!	18

Architecture:




Codes & Block diagrams:

1) mux_2:




2) add_by_4:




3) imm ext:


```
RISC-V > risc-v > ≡ imm ext.v
       //This models the unit necessary to extend the immediate field//
       module imm_ext (
           Instr, ImmSrc, ImmExt
           input [31:7] Instr;
  6
           input [1:0] ImmSrc;
           output reg [31:0] ImmExt;
           always @(Instr or ImmSrc) begin
               ImmExt[31:12] = {20{Instr[31]}};
               case (ImmSrc)
                   2'b00: ImmExt[11:0] = {Instr[31:20]};
                   2'b01: ImmExt[11:0] = {Instr[31:25], Instr[11:7]};
                   2'b10: ImmExt[11:0] = {Instr[7], Instr[30:25], Instr[11:8], 1'b0};
                   2'b11: ImmExt[19:0] = {Instr[19:12], Instr[20], Instr[30:21], 1'b0};
                   default: ImmExt = 32'h0000;
       endmodule
```



4) add_to_ImmExt:




5) PC:



6) reg file:

```
RISC-V > risc-v > ≡ reg_file.v
       module reg_file (
           A1, A2, A3, clk, WE3, WD3, RD1, RD2
           input [4:0] A1, A2, A3;
           input clk, WE3;
           input [31:0] WD3;
           output wire [31:0] RD1, RD2;
           reg [31:0] rf [31:0];
           always @(posedge clk) begin
               rf[0] = 32'h0000;
               if (WE3 == 1'b1)
                   if (A3) rf[A3] <= WD3;
           end
           assign RD1 = rf[A1];
           assign RD2 = rf[A2];
       endmodule
 21
```




7) instr mem:

8) data mem:

```
RISC-V > risc-v > ≡ data_mem.v
       //Single port RAM used to store data only (accessed word by word)
       module data_mem (
           clk, WE, WD, A, RD
           input clk, WE;
           input [31:0] WD;
           input [31:0] A;
           output wire [31:0] RD;
           reg [31:0] data_mem [255:0];
           always @(posedge clk) begin
               if (WE == 1'b1)
                    data_mem[A[9:2]] <= WD;</pre>
           end
           assign RD = data_mem[A[9:2]];
       endmodule
 18
```


9) alu:

```
RISC-V > risc-v > ≡ alu.v
      //ALU module implements 4 main operations as follows:
      //ALUCtrl operation
      // 11
       module alu #(parameter N = 32)
                   (A, B, ALUCtrl, ALUResult, Zero);
          input [N-1:0] A, B;
          input [1:0] ALUCtrl;
          output reg [N-1:0] ALUResult;
          output wire Zero;
          assign Zero = (ALUResult == 0) ? 1'b1 : 1'b0;
          always @(A or B or ALUCtrl) begin
               case (ALUCtrl)
                   2'b00: ALUResult = A + B;
                  2'b01: ALUResult = A - B;
                  2'b10: ALUResult = A & B;
                  2'b11: ALUResult = A | B;
                  default: ALUResult = 32'h0000;
              endcase
          end
       endmodule
 25
```




10) alu decoder:

```
RISC-V > risc-v > ≡ alu decoder.v
       module alu_decoder (
           ALUOp, funct3, op_5, funct7_5, ALUCtrl
           input [1:0] ALUOp;
           input [2:0] funct3;
           input op_5, funct7_5;
           output reg [1:0] ALUCtrl;
           always @(ALUOp, funct3, op_5, funct7_5) begin
               case (ALUOp)
                   2'b00: ALUCtrl = 2'b00;
                                               //LW & JALR
                   2'b01: ALUCtrl = 2'b01;
                           case ({funct3, op_5, funct7_5})
                   2'b10:
                               5'b000_0_0, 5'b000_0_1, 5'b000_1_0: ALUCtrl = 2'b00;
                                                                                        //ADD & ADDI
                               5'b000_1_1: ALUCtrl = 2'b01;
                               5'b111 1 0: ALUCtrl = 2'b10;
                                                                                        //AND & ANDI
                               5'b110_1_0: ALUCtrl = 2'b11;
                                                                                        //OR & ORI
                           endcase
                   default: ALUCtrl = 2'bxx;
       endmodule
```




11) main decoder:

```
RISC-V > risc-v > = main_decoder.v
       module main decoder (
          opcode, RegWrite, ImmSrc, ALUSrc, Branch, MemWrite, ResultSrc, ALUOp, Jump
          input [6:0] opcode;
          output wire RegWrite, ALUSrc, Branch, MemWrite, ResultSrc, Jump;
          output wire [1:0] ImmSrc, ALUOp;
          reg [9:0] controls;
          assign {RegWrite, ImmSrc, ALUSrc, Branch, MemWrite, ResultSrc, ALUOp, Jump} = controls;
          always @(opcode) begin
              case (opcode)
                  7'b0000011: controls = 10'b1_00_1_0_0_1_00_0; //LW
                  7'b0100011: controls = 10'b0_01_1_0_1_0_00_0; //SW
                  7'b1100011: controls = 10'b0 10 0 1 0 0 01 0; //BEQ & BNE
                  7'b0110011: controls = 10'b1_00_0_0_0_10_0; //R-Type
                  7'b0010011: controls = 10'b1 00 1 0 0 10 0; //ADDI & ORI & ANDI
                  7'b1101111: controls = 10'b1_11_0_0_0_0_00_1; //JAL
                  7'b1100111: controls = 10'b1_00_1_0_0_00_1; //JALR
                  default: controls = 10'bxxxxxxxxxx;
 25
       endmodule
```




12) ctrl unit:




13) datapath:

```
RISC-V > risc-v > ■ datapath.v
      module datapath (
          clk, reset, RegWrite, ALUSrc, PCSrc, ResultSrc, Jump,
          Instr, ALUCtrl, ImmSrc, RD, PC, ALUResult, RD2, Zero
          input clk, reset, RegWrite, ALUSrc, PCSrc, ResultSrc, Jump;
          input [31:0] Instr;
          input [1:0] ALUCtrl, ImmSrc;
          input [31:0] RD;
          output wire [31:0] PC;
          output wire [31:0] ALUResult;
          output wire [31:0] RD2;
          output wire Zero;
          wire [31:0] RD1, WD3, PCTarget, PCPlus4, PCNext, ImmExt, TmpResult, TmpPC;
          wire [31:0] SrcB;
          //Instantiate building blocks
          add_by_4 add_by_4 (.PC(PC), .PCPlus4(PCPlus4));
          add_to_ImmExt add_to_ImmExt (PC, ImmExt, TmpPC);
          PC pc (.clk(clk), .reset(reset), .PC(PC), .PCNext(PCNext));
          reg_file reg_file (.A1(Instr[19:15]), .A2(Instr[24:20]), .A3(Instr[11:7]),
                               .WE3(RegWrite), .RD1(RD1), .RD2(RD2), .WD3(WD3), .clk(clk));
          imm_ext imm_ext (Instr[31:7], ImmSrc, ImmExt);
          mux_2 i1 (RD2, ImmExt, ALUSrc, SrcB);
 29
          alu alu (.A(RD1), .B(SrcB), .ALUCtrl(ALUCtrl), .ALUResult(ALUResult), .Zero(Zero));
          mux_2 i2 (ALUResult, RD, ResultSrc, TmpResult);
          mux_2 i3 (TmpResult, PCPlus4, Jump, WD3);
          mux_2 i4 (TmpPC, ALUResult, (Jump & ALUSrc), PCTarget);
          mux_2 i5 (PCPlus4, PCTarget, PCSrc, PCNext);
```



14)top:



15)tb:


Testbench:


Program (1):


```
sample.s
     main:
         addi x2, x0, 5 # x2 = 5 0 00500113
         addi x3, x0, 12 # x3 = 12 4 00C00193
         addi x7, x3, -9 # x7 = (12 - 9) = 3 8 FF718393
         or x4, x7, x2 \# x4 = (3 OR 5) = 7 C 0023E233
         and x5, x3, x4 \# x5 = (12 AND 7) = 4 10 0041F2B3
         add x5, x5, x4 \# x5 = 4 + 7 = 11 14 004282B3
         beq x5, x7, end # shouldn't be taken 18 02728863
         addi x4, zero, 0 # x4 = 0 1C 0041A233
         beq x4, x0, around # should be taken 20 00020463
         addi x5, x0, 0 # shouldn't execute 24 00000293
     around:
         addi x4, zero, 1 # x4 = 1 28 0023A233
         add x7, x4, x5 \# x7 = (1 + 11) = 12 2C 005203B3
         sub x7, x7, x2 # x7 = (12 - 5) = 7 30 402383B3
         sw x7, 84(x3) # [96] = 7 34 0471AA23
         lw x2, 96(x0) # x2 = [96] = 7 38 06002103
         add x9, x2, x5 # x9 = (7 + 11) = 18 3C 005104B3
         jal x3, end # jump to end, x3 = 0x44 40 008001EF
         addi x2, x0, 1 # shouldn't execute 44 00100113
         add x2, x2, x9 \# x2 = (7 + 18) = 25 48
         sw x2, \theta x2\theta(x3) # [100] = 25 0221A023
     done:
         beq x2, x2, done # infinite loop 50 00210063
25
```


Wavefroms:

Note: In the figures below, the waveform shows some internal signals of interest accompanied with "reg_file" and "data_mem" memories to facilitate observing changes to them. I tried to show up the intermediate changes through several snapshots of the simulation. Moreover, changes in both memories are highlighted so that it becomes hopefully easy to trace.










Program (2):

This is a simple program that I wrote to calculate the factorial of a given number. Following is the source assembly code followed by simulation snapshots.

```
RISC-V > risc-v > *** factorial.s
       addi s1, zero, 5 #x9 = 5 (Get 5!)
  1
       addi t0, zero, 0  #x5 = 0 (Constant for comparison)
       addi t1, zero, 1  #x6 = 1 (Constant for comparison)
       addi t2, s1, 0
       factorial:
           beq
                   s1, t0, done
                   s1, t1, done
           beq
                   s2, s1, -1
                                        #x18 = x9 - 1 (s2 = s1 - 1)
           addi
                   s2, t1, done
           beq
                   t3, t2, 0
           addi
                                        \#x28 = x7 (Stores partial sums)
 12
           mul:
               add t2, t2, t3
               addi s2, s2, -1
               bne s2, t1, mul
               addi s1, s1, -1
                    factorial
       done:
```

Example (1): Factorial of 5!



Example (2): Factorial of 6!

