

Graduation Project Documentation

RVF FLOATING POINT EXTENSION
ABDEL RAHMAN ATEF YOUSSEF

Contents

Codes:.....	2
1)ieee-754-flags:	2
2) fp_add:.....	3
3)fp_mul:.....	7
4)fp_cmp:.....	10
5)fp_min_max:.....	12
6)fp_cvt:.....	14
7)fp_class:	16
8)fp_alu_decoder:.....	18
9)fp_alu:.....	19
10)main_decoder:.....	20
11)ctrl_unit:	21
12)datapath:.....	22
13)top:.....	23
Simulation results:	24
The Program:.....	24
Architecture:	26

Codes:

1)ieee-754-flags:

```
ieee-754-flags.vh
1  localparam N_INF      = 0;
2  localparam N_NORMAL   = 1;
3  localparam N_SUBNORMAL = 2;
4  localparam N_ZERO      = 3;
5  localparam ZERO        = 4;
6  localparam SUBNORMAL   = 5;
7  localparam NORMAL      = 6;
8  localparam INF         = 7;
9  localparam SNAN        = 8;
10 localparam QNAN        = 9;
11
12 localparam NTYPES      = 10;
13 localparam NEXCEPTIONS = 5;
14
15 localparam EMAX        = 127;
16 localparam EMIN        = -126;
17 localparam BIAS        = 127;
18 localparam NEXP        = 8;
19 localparam NSIG        = 23;
```

2) fp_add:

[illegible]

```

34 assign bSign = b[NEXP+NSIG];
35 always @(*) begin
36     subtract = a[NEXP+NSIG] ^ b[NEXP+NSIG];
37
38     if (aFlags[SNAN] | bFlags[SNAN]) begin
39         alwaysS = aFlags[SNAN] ? a : b;
40     end
41     else if (aFlags[QNaN] | bFlags[QNaN]) begin
42         alwaysS = aFlags[QNaN] ? a : b;
43     end
44     else if (aFlags[ZERO] | bFlags[ZERO]) begin
45         alwaysS = aFlags[ZERO] ? b : a;
46     end
47     else if (aFlags[INF] & bFlags[INF]) begin
48         alwaysS = {aSign, {{NEXP{1'b1}}}, {NSIG{subtract}}};
49     end
50     else if (aFlags[INF] | bFlags[INF]) begin
51         alwaysS = aFlags[INF] ? a : b;
52     end
53     // a and b are both (sub-)normal numbers
54     else begin
55         augendSig = 0;
56         addendSig = 0;
57         sa = 0;
58
59         if (aExp < bExp) begin
60             sumSign = bSign;
61             shiftAmt = bExp - aExp;
62             augendSig[EMAX:EMAX-NSIG] = bSig;
63             addendSig[EMAX:EMAX-NSIG] = aSig;
64             adjExp = bExp;
65         end

```

```

66     else begin
67         sumSign = aSign;
68         shiftAmt = aExp - bExp;
69         augendSig[EMAX:EMAX-NSIG] = aSig;
70         addendSig[EMAX:EMAX-NSIG] = bSig;
71         adjExp = aExp;
72     end
73
74     addendSig = addendSig >> shiftAmt;
75     normSig = bigSig;
76
77     case (normSig[EMAX-1:EMAX-23])
78         23'b1?????????????????: sa = 1;
79         23'b01????????????????: sa = 2;
80         23'b001????????????????: sa = 3;
81         23'b0001????????????????: sa = 4;
82         23'b00001????????????????: sa = 5;
83         23'b000001????????????????: sa = 6;
84         23'b0000001????????????????: sa = 7;
85         23'b00000001????????????????: sa = 8;
86         23'b000000001????????????????: sa = 9;
87         23'b0000000001????????????????: sa = 10;
88         23'b00000000001????????????????: sa = 11;
89         23'b000000000001?????????????: sa = 12;
90         23'b0000000000001?????????????: sa = 13;
91         23'b00000000000001?????????: sa = 14;
92         23'b000000000000001?????????: sa = 15;
93         23'b0000000000000001?????????: sa = 16;
94         23'b00000000000000001?????: sa = 17;
95         23'b000000000000000001?????: sa = 18;
96         23'b0000000000000000001?????: sa = 19;
97         23'b00000000000000000001????: sa = 20;
98         23'b000000000000000000001??: sa = 21;
99         23'b0000000000000000000001?: sa = 22;

```

```

100         23'b000000000000000000000001: sa = 23;
101         default: sa = 24;
102     endcase
103     normSig = normSig[EMAX] ? bigSig : (normSig << sa);
104     normExp = normSig[EMAX] ? bigExp : (bigExp - sa);
105
106     if (~| normSig) begin
107         alwaysS = {{NEXP+NSIG+1{1'b0}}};
108     end
109     else if (expOut < EMIN)
110     begin
111         alwaysS = {absSign, {NEXP{1'b0}}, sigOut[NSIG:1]};
112     end
113     else if (expOut > EMAX) begin
114         alwaysS = {absSign, {NEXP{1'b1}}, {NSIG{1'b0}}};
115     end
116     else begin
117         biasExp = normExp + BIAS;
118         //biasExp = expOut + BIAS;
119         alwaysS = {absSign, biasExp[NEXP-1:0], sigOut[NSIG-1:0]};
120     end
121 end
122 end
123 // Compute sum/difference of significands
124 assign sumSig = subtract ? (augendSig + ~addendSig + 279'b1) : (augendSig + addendSig);
125
126 // Adjusted sign if absSum = -sigSum:
127 assign absSign = sumSig ^ sumSig[EMAX+2];
128 assign absSig = sumSig[EMAX+2] ? (42'b0 + ~sumSig + 279'b1) : (42'b0 + sumSig);
129
130 // See if the addition caused a carry-out. If so, adjust the significad and the exponent.
131 assign bigSig = absSig >> absSig[EMAX+1];
132 assign bigExp = adjExp + absSig[EMAX+1];

```

```

133
134     assign sigOut = normSig[EMAX : EMAX-23];
135     assign s = alwaysS;
136 endmodule
137

```

3)fp_mul:

```
1  ///////////////////////////////////////////////////////////////////
2  //This module is to preform the multiplication on 32-bit floating point numbers//
3  //• Snan * [ANYCLASS] = Snan //
4  //• Qnan * [ANYCLASS] = Qnan //
5  //• Inf * Inf [Normal] [Subnormal] = Inf //
6  //• Inf * Zero = Qnan //
7  //• Subnormal * Subnormal = Zero //
8  ///////////////////////////////////////////////////////////////////
9  module fp_mul (a, b, p);
10     `include "ieee-754-flags.vh"
11
12     input [NEXP+NSIG:0] a, b;
13     output [NEXP+NSIG:0] p;
14     ///////////////////////////////////////////////////////////////////
15     reg [NEXP+NSIG:0] ptmp; //Internal register to hold the product
16     reg psign;
17     wire signed [NEXP+1:0] aExp, bExp;
18     reg signed [NEXP+1:0] t1Exp, t2Exp, pExp; //Temporary storage for product exponent
19     wire [NSIG:0] aSig, bSig;
20     reg [NSIG:0] pSig ;
21     wire [(2*NSIG)+1:0] rawSig; //Holds the product of aSig , bSig
22     reg [NSIG:0] tSig; //Temporary storage for truncated significand
23     reg [NSIG+1:0] roSig; //Rounded significand
24
25     wire [NEXP+NSIG:0] aFlags, bFlags;
26     ///////////////////////////////////////////////////////////////////
27     fp_class aClass(a, aFlags, aExp, aSig);
28     fp_class bClass(b, bFlags, bExp, bSig);
29
30     assign rawSig = aSig * bSig;
31     always @(*) begin
32         ptmp = {1'b0 , {NEXP{1'b1}} , 1'b0 , {NSIG-1{1'b1}}};
33         psign = a[NEXP+NSIG] ^ b[NEXP+NSIG];
```



```

34 ///////////////////////////////////////////////////
35 ///////////////////////////////////////////////////Special Cases////////////////////////////////////
36 if ((aFlags[SNAN] | bFlags[SNAN]) == 1) begin
37     tmp = (aFlags[SNAN] == 1) ? a : b;
38     //Snan = 1;
39 end
40 else if ((aFlags[QNaN] | bFlags[QNaN]) == 1) begin
41     tmp = (aFlags[QNaN] == 1) ? a : b;
42     //Qnan = 1;
43 end
44 else if ((aFlags[INF] | aFlags[N_INF] | bFlags[INF] | bFlags[N_INF]) == 1) begin
45     if ((aFlags[ZERO] | bFlags[ZERO]) == 1) begin
46         tmp = {psign , {NEXP{1'b1}} , 23'h002a};
47         //Qnan = 1;
48     end
49     else begin
50         tmp = {psign , {NEXP{1'b1}} , {NSIG{1'b0}}};
51         //Inf = 1;
52     end
53 end
54 else if ((aFlags[ZERO] | bFlags[ZERO]) == 1 || (aFlags[SUBNORMAL] |
55     aFlags[N_SUBNORMAL]) & (bFlags[SUBNORMAL] | bFlags[N_SUBNORMAL]) == 1)
56 begin
57     tmp = {psign , {NEXP+NSIG{1'b0}}};
58     //Zero = 1;
59 end
60 ///////////////////////////////////////////////////
61 else begin
62     t1Exp = aExp + bExp;

```

```

63 ///////////////////////////////////////////////////
64 ///////////////////////////////////////////////////Normalization////////////////////////////////////
65 if(rawSig[2*NSIG+1] == 1) begin //product needs to be normalized
66     t2Exp = t1Exp + 1;
67     tSig = rawSig[2*NSIG+1:NSIG+1]; //significand is truncated to 24 bits--Don't forget the imp
68     ///////////////////////////////////////////////////
69     //Rounding to nearest (Ties To Even)////////////////////////////////////
70 if (rawSig[NSIG:0] > 24'h7ff_fff) begin //Add 1 to the remaining bits
71     roSig = tSig + 1;
72 end
73 else if (rawSig[NSIG:0] < 24'h7ff_fff) begin //Do nothing
74     roSig = tSig;
75 end
76 else begin //Check for tSig[7]: EVEN or ODD
77     roSig = tSig + tSig[0];
78 end
79 end
80 else begin //product needs no normalization
81     t2Exp = t1Exp;
82     tSig = rawSig[2*NSIG:NSIG];
83     ///////////////////////////////////////////////////
84     //Rounding to nearest (Ties To Even)////////////////////////////////////
85 if (rawSig[NSIG-1:0] > 23'h3ff_fff) begin //Add 1 to the remaining bits
86     roSig = tSig + 1;
87 end
88 else if (rawSig[NSIG-1:0] < 23'h3ff_fff) begin //Do nothing
89     roSig = tSig;
90 end
91 else begin //Check for tSig[7]: EVEN or ODD
92     roSig = tSig + tSig[0];
93 end
94 end
95 t2Exp = t2Exp + roSig[NSIG+1];

```

```

197 ///////////////////////////////////////////////////
198 ///////////////////////////////////////////////////Constructing Result////////////////////////////////////
199 if (t2Exp < -149) begin //Zero product
200     ptmp = {psign , {NEXP+NSIG{1'b0}}};
201     //Zero = 1;
202 end
203 else if (t2Exp < -126) begin //Subnormal product
204     if (roSig[NSIG+1])
205         pSig = roSig[NSIG+1:1] >> (-126 - t2Exp);
206     else
207         pSig = roSig[NSIG:0] >> (-126 - t2Exp);
208     ptmp = {psign , {NEXP{1'b0}} , pSig[NSIG-1:0]};
209     //Subnormal = 1;
210 end
211 else if (t2Exp > 127) begin //Infinity product
212     ptmp = {psign , {NEXP{1'b1}} , 23'b0};
213     //Inf = 1;
214 end
215 else begin //Normal product
216     pExp = t2Exp + BIAS;
217     if (roSig[NSIG+1])
218         pSig = roSig[NSIG+1:1];
219     else
220         pSig = roSig[NSIG:0];
221     ptmp = {psign , pExp[NEXP-1:0] , pSig[NSIG-1:0]};
222     //Normal = 1;
223 end
224 end
225 end
226 assign p = ptmp;
227
228 endmodule
229

```



```

35         else begin
36             res = (bSig < aSig) ? 32'b0 : 32'b1;
37         end
38         //Less than
39         2'b01: if (aSign == 1 && bSign == 0) begin
40             res = 32'b1;
41         end
42         else if (aExp < bExp) begin
43             res = 32'b1;
44         end
45         else begin
46             res = (aSig < bSig) ? 32'b1 : 32'b0;
47         end
48         //Equal
49         2'b10: if (a == b) begin
50             res = 32'b1;
51         end
52         else begin
53             res = 32'b0;
54         end
55         default: res = 32'b0;
56     endcase
57 end
58 end
59 endmodule

```

5)fp_min_max:

```
1  module fp_min_max (a, b, sel, res);
2      input [31:0] a, b;
3      input sel;
4      output reg [31:0] res;
5      ///////////////////////////////////////////////////
6      wire aSign, bSign;
7      wire [7:0] aExp, bExp;
8      wire [22:0] aSig, bSig;
9
10     assign aSign = a[31];
11     assign aExp = a[30:23];
12     assign aSig = a[22:0];
13     assign bSign = b[31];
14     assign bExp = b[30:23];
15     assign bSig = b[22:0];
16
17     always @(*) begin
18         case (sel)
19             //Find the minimum
20             1'b0: if (aSign == 1 && bSign == 0) begin
21                 res = a;
22             end
23             else if (aSign == 0 && bSign == 1) begin
24                 res = b;
25             end
26             else if (aExp < bExp) begin
27                 res = a;
28             end
29             else if (bExp < aExp) begin
30                 res = b;
31             end
32             else begin
33                 res = (aSig < bSig) ? a : b;
34             end
35         end
36     end
37 end
```

```

35 //Find the maximum
36 1'b1: if (aSign == 1 && bSign == 0) begin
37     res = b;
38 end
39 else if (aSign == 0 && bSign == 1) begin
40     res = a;
41 end
42 else if (aExp < bExp) begin
43     res = b;
44 end
45 else if (bExp < aExp) begin
46     res = a;
47 end
48 else begin
49     res = (aSig < bSig) ? b : a;
50 end
51 default: res = 32'b0;
52 endcase
53 end

```

6)fp_cvt:

```
1  module fp_cvt(i, f);
2      input wire signed [31:0] i;
3      output wire [31:0] f;
4      ///////////////////////////////////////////////////
5      reg [7:0] fExp;
6      reg [4:0] sa;
7      reg [30:0] tSig;
8      reg [24:0] roSig;
9      reg [31:0] i_unsigned;
10     ///////////////////////////////////////////////////
11     always @(*) begin
12         if (i[31] == 1'b1) begin
13             i_unsigned = (~i) + 1;
14         end
15         else begin
16             i_unsigned = i;
17         end
18     end
19     ///////////////////////////////////////////////////
20     always @(i_unsigned) begin
21         casez (i_unsigned)
22             32'b01?????????????????????: sa = 5'd30;
23             32'b001?????????????????????: sa = 5'd29;
24             32'b0001?????????????????????: sa = 5'd28;
25             32'b00001?????????????????????: sa = 5'd27;
26             32'b000001?????????????????????: sa = 5'd26;
27             32'b0000001?????????????????????: sa = 5'd25;
28             32'b00000001?????????????????????: sa = 5'd24;
29             32'b000000001?????????????????????: sa = 5'd23;
30             32'b0000000001?????????????????????: sa = 5'd22;
31             32'b00000000001?????????????????????: sa = 5'd21;
32             32'b000000000001?????????????????????: sa = 5'd20;
33             32'b0000000000001?????????????????????: sa = 5'd19;
```

```

34      32'b0000000000000001?????????????: sa = 5'd18;
35      32'b0000000000000001?????????????: sa = 5'd17;
36      32'b0000000000000001?????????????: sa = 5'd16;
37      32'b0000000000000001?????????????: sa = 5'd15;
38      32'b0000000000000001?????????????: sa = 5'd14;
39      32'b0000000000000001?????????????: sa = 5'd13;
40      32'b0000000000000001?????????????: sa = 5'd12;
41      32'b0000000000000001?????????????: sa = 5'd11;
42      32'b0000000000000001?????????????: sa = 5'd10;
43      32'b0000000000000001?????????????: sa = 5'd9;
44      32'b0000000000000001?????????????: sa = 5'd8;
45      32'b0000000000000001?????????: sa = 5'd7;
46      32'b0000000000000001?????: sa = 5'd6;
47      32'b0000000000000001?????: sa = 5'd5;
48      32'b0000000000000001?????: sa = 5'd4;
49      32'b0000000000000001????: sa = 5'd3;
50      32'b0000000000000001??: sa = 5'd2;
51      32'b0000000000000001?: sa = 5'd1;
52      default: sa = 5'd0;
53      endcase
54      tSig = i_unsigned[30:0] << (30 - sa); //Normalized sig
55      //Rounding to nearest (Ties To Even)
56      if (tSig[6:0] > 7'b011_1111) begin //Add 1 to the remaining bits
57          roSig = tSig[30:7] + 1;
58      end
59      else if (tSig[6:0] < 7'b011_1111) begin //Do nothing
60          roSig = tSig[30:7];
61      end
62      else begin //Check for tSig[7]: EVEN or ODD
63          roSig = tSig[30:7] + tSig[7];
64      end
65      fExp = i_unsigned ? (127 + sa + roSig[24]) : 8'b0;
66  end

67      assign f = {i[31] , fExp , roSig[22:0]};
68  endmodule

```


7)fp_class:

```
1  ///////////////////////////////////////////////////////////////////
2  //This module determines the class of the floating-point number//
3  ///////////////////////////////////////////////////////////////////
4
5  module fp_class (f, fFlags, fExp, fSig);
6      `include "ieee-754-flags.vh"
7      input [NSIG+NEXP:0] f;
8      output wire [NSIG+NEXP:0] fFlags;
9      output reg signed [NEXP+1:0] fExp;
10     output reg [NSIG:0] fSig;
11     ///////////////////////////////////////////////////////////////////
12     reg [4:0] sa;
13     wire expOnes, expZeroes, sigZeroes;
14
15     assign expOnes    = &f[NEXP+NSIG-1:NSIG];
16     assign expZeroes  = ~|f[NEXP+NSIG-1:NSIG];
17     assign sigZeroes  = ~|f[NSIG-1:0];
18
19     assign fFlags[SNAN]    = expOnes    & ~sigZeroes & ~f[NSIG-1];
20     assign fFlags[QNaN]    = expOnes      & f[NSIG-1];
21     assign fFlags[INF]     = expOnes    & sigZeroes & ~f[NSIG+NEXP];
22     assign fFlags[N_INF]   = expOnes    & sigZeroes & f[NSIG+NEXP];
23     assign fFlags[ZERO]    = expZeroes & sigZeroes & ~f[NSIG+NEXP];
24     assign fFlags[N_ZERO]  = expZeroes & sigZeroes & f[NSIG+NEXP];
25     assign fFlags[SUBNORMAL] = expZeroes & ~sigZeroes & ~f[NSIG+NEXP];
26     assign fFlags[N_SUBNORMAL] = expZeroes & ~sigZeroes & f[NSIG+NEXP];
27     assign fFlags[NORMAL]   = ~expOnes    & ~expZeroes & ~f[NSIG+NEXP];
28     assign fFlags[N_NORMAL] = ~expOnes    & ~expZeroes & f[NSIG+NEXP];
29     assign fFlags[NSIG+NEXP:10] = 22'b0;
30
```

```

31 always @(f) begin
32     fExp = f[30:23];
33     fSig = {1'b1 , f[22:0]};
34     sa = 0;
35     if ((fFlags[NORMAL] | fFlags[N_NORMAL]) == 1) begin
36         fExp = f[30:23] - 127;
37         fSig = {1'b1 , f[22:0]};
38     end
39     else if ((fFlags[SUBNORMAL] | fFlags[N_SUBNORMAL]) == 1) begin
40         casez (f[22:0])
41             23'b1?????????????????: sa = 1;
42             23'b01?????????????????: sa = 2;
43             23'b001?????????????????: sa = 3;
44             23'b0001?????????????????: sa = 4;
45             23'b00001?????????????????: sa = 5;
46             23'b000001?????????????????: sa = 6;
47             23'b0000001?????????????????: sa = 7;
48             23'b00000001?????????????????: sa = 8;
49             23'b000000001?????????????????: sa = 9;
50             23'b0000000001?????????????????: sa = 10;
51             23'b00000000001?????????????????: sa = 11;
52             23'b000000000001?????????????????: sa = 12;
53             23'b0000000000001?????????????????: sa = 13;
54             23'b00000000000001?????????????????: sa = 14;
55             23'b000000000000001?????????????????: sa = 15;
56             23'b0000000000000001?????????????????: sa = 16;
57             23'b00000000000000001?????????????????: sa = 17;
58             23'b000000000000000001?????????????????: sa = 18;
59             23'b0000000000000000001?????: sa = 19;
60             23'b00000000000000000001????: sa = 20;
61             23'b000000000000000000001??: sa = 21;
62             23'b0000000000000000000001?: sa = 22;
63             default: sa = 23;
64         endcase

```

```

65         fExp = -126 - sa;
66         fSig = {1'b1 , (f[22:0] << sa)};
67     end
68 end
69 endmodule

```

8)fp_alu_decoder:

```
1  module fp_alu_decoder (funct5, Instr14_12, ALUCtrl);
2      input [4:0] funct5;
3      input [2:0] Instr14_12;
4      output reg [3:0] ALUCtrl;
5      //////////////////////////////////////
6      always @(*) begin
7          case (funct5)
8              5'b00000, 5'b00001: ALUCtrl = 4'b0000;      //ADD, SUB
9              5'b00010: ALUCtrl = 4'b0001;              //MUL
10             5'b00101:
11                 case (Instr14_12)
12                     4'b000: ALUCtrl = 4'b0010;          //MIN
13                     4'b001: ALUCtrl = 4'b0011;          //MAX
14                     default: ALUCtrl = 4'b0;
15                 endcase
16             5'b10100:
17                 case (Instr14_12)
18                     4'b000: ALUCtrl = 4'b0100;          //LEQ
19                     4'b001: ALUCtrl = 4'b0101;          //LT
20                     4'b010: ALUCtrl = 4'b0110;          //EQ
21                     default: ALUCtrl = 4'b0;
22                 endcase
23             5'b11100: ALUCtrl = 4'b0111;                //CLASS
24             5'b11010: ALUCtrl = 4'b1111;                //CVT.S.W
25             default: ALUCtrl = 4'b0;
26         endcase
27     end
28 endmodule
```

9)fp_alu:

```
1  module fp_alu (A, B, ALUCtrl, ALUResult);
2      input [31:0] A, B;
3      input [3:0] ALUCtrl;
4      output reg [31:0] ALUResult;
5      //////////////////////////////////////////////////
6      wire [31:0] CVT_Out, MUL_Out, ADD_Out, CLASS_Out, CMP_Out, MINMAX_Out;
7      wire [1:0] cmp_sel;
8      wire min_max_sel;
9      //////////////////////////////////////////////////
10     fp_cvt fp_cvt (A, CVT_Out);
11     fp_class fclass (A, CLASS_Out);
12     fp_mul fp_mul (A, B, MUL_Out);
13     fp_add fp_add (A, B, ADD_Out);
14     fp_cmp cmp (A, B, cmp_sel, CMP_Out);
15     fp_min_max min_max (A, B, min_max_sel, MINMAX_Out);
16     //////////////////////////////////////////////////
17     assign min_max_sel = ALUCtrl == 4'b0011;
18     assign cmp_sel = (ALUCtrl == 4'b0100) ? 2'b00 :
19         ((ALUCtrl == 4'b0101) ? 2'b01 :
20         ((ALUCtrl == 4'b0110) ? 2'b10 : 2'b00));
21
22     always @(*) begin
23         case (ALUCtrl)
24             4'b0000: ALUResult = ADD_Out;
25             4'b0001: ALUResult = MUL_Out;
26             4'b0010, 4'b0011: ALUResult = MINMAX_Out;
27             4'b0100, 4'b0101, 4'b0110: ALUResult = CMP_Out;
28             4'b0111: ALUResult = CLASS_Out;
29             4'b1111: ALUResult = CVT_Out;
30             default : ALUResult = 32'b0;
31         endcase
32     end
33 endmodule
```

10)main_decoder:

```

1 //Input: opcode (Instr[6:0])
2 //Output: RegWrite, ImmSrc, ALUSrc, Branch, MemWrite, ResultSrc, ALUOp, Jump
3 module main_decoder (
4     opcode, funct5, RegWrite, ImmSrc, ALUSrc, Branch, MemWrite, ResultSrc, ALUOp ,Jump, fp_RegWrite
5 );
6     input [6:0] opcode;
7     input [4:0] funct5;
8     output wire RegWrite, ALUSrc, Branch, MemWrite, Jump, fp_RegWrite;
9     output wire [1:0] ImmSrc, ALUOp, ResultSrc;
10    ///////////////////////////////////////////////////
11    reg [11:0] controls;
12    ///////////////////////////////////////////////////
13    assign {RegWrite, ImmSrc, ALUSrc, Branch, MemWrite, ResultSrc, ALUOp, Jump, fp_RegWrite} = controls;
14    always @(*) begin
15        case (opcode)
16            7'b0000011: controls = 12'b1_00_1_0_0_01_00_0_0; //LW
17            7'b0100011: controls = 12'b0_01_1_0_1_00_00_0_0; //SW
18            7'b1100011: controls = 12'b0_10_0_1_0_00_01_0_0; //BEQ & BNE
19            7'b0110011: controls = 12'b1_00_0_0_0_00_10_0_0; //R-Type
20            7'b0010011: controls = 12'b1_00_1_0_0_00_10_0_0; //ADDI & ORI & ANDI
21            7'b1101111: controls = 12'b1_11_0_0_0_00_00_1_0; //JAL
22            7'b1100111: controls = 12'b1_00_1_0_0_00_00_1_0; //JALR
23            7'b0000111: controls = 12'b0_00_1_0_0_01_00_0_1; //FLW
24            7'b0100111: controls = 12'b0_01_1_0_1_00_00_0_0; //FSW
25            7'b1010011: case (funct5)
26                //ADD, SUB, MUL, MIN, MAX, CVT.S.W
27                5'b00000, 5'b00001, 5'b00010,
28                5'b00101, 5'b11000, 5'b11010: controls = 12'b0_00_0_0_0_00_00_0_1;
29                //LE, EQ, LT, CVT.W.S, CLASS
30                5'b11000, 5'b10100, 5'b11100: controls = 12'b1_00_0_0_0_10_00_0_0;
31                default: controls = 12'bxxxxxxxxxxxx;
32            endcase
33        default: controls = 12'bxxxxxxxxxxxx;
34    endcase
35    end
36 endmodule

```

11)ctrl_unit:

```
1  module ctrl_unit (
2      opcode, funct5, funct3, funct7_5, Zero, ImmSrc, ALUCtrl, RegWrite, ALUSrc,
3      MemWrite, ResultSrc, PCSrc, Jump, fp_RegWrite, add_sub, fp_ALUCtrl
4  );
5      input [6:0] opcode;
6      input [4:0] funct5;
7      input [2:0] funct3;
8      input funct7_5, Zero;
9      output wire [1:0] ImmSrc, ALUCtrl;
10     output wire RegWrite, ALUSrc, MemWrite, PCSrc, Jump, fp_RegWrite, add_sub;
11     output wire [1:0] ResultSrc;
12     output wire [3:0] fp_ALUCtrl;
13     //////////////////////////////////////////////////
14     wire [1:0] ALUOp;
15     wire Branch;
16     //////////////////////////////////////////////////
17     assign PCSrc = (Zero & Branch & ~funct3[0]) | (~Zero & Branch & funct3[0]) | Jump;
18     assign add_sub = (~| fp_ALUCtrl) & funct5[0];
19     //Instantiate building blocks
20     main_decoder main_decoder (opcode, funct5, RegWrite, ImmSrc, ALUSrc, Branch, MemWrite,
21     | | | | | | | ResultSrc, ALUOp, Jump, fp_RegWrite);
22     alu_decoder alu_decoder (ALUOp, funct3, opcode[5], funct7_5, ALUCtrl);
23     fp_alu_decoder fp_alu_decoder (.funct5(funct5), .Instr14_12(funct3), .ALUCtrl(fp_ALUCtrl));
24 endmodule
```

12)datapath:

```


1  module datapath (
2      clk, reset, RegWrite, ALUSrc, PCSrc, ResultSrc, Jump, fp_RegWrite, add_sub,
3      fp_ALUCtrl, Instr, ALUCtrl, ImmSrc, ReadData, PC, ALUResult, WriteData, Zero
4  );
5      input clk, reset, RegWrite, ALUSrc, PCSrc, Jump, fp_RegWrite, add_sub;
6      input [1:0] ResultSrc;
7      input [31:0] Instr;
8      input [1:0] ALUCtrl, ImmSrc;
9      input [31:0] ReadData;
10     input [3:0] fp_ALUCtrl;
11     output wire [31:0] PC;
12     output wire [31:0] ALUResult;
13     output wire [31:0] WriteData;
14     output wire Zero;
15     //////////////////////////////////////////////////
16     wire [31:0] RD1, RD2, WD3, PCTarget, PCPlus4, PCNext, ImmExt, TmpResult;
17     wire [31:0] TmpResultORfp_ALUResult, TmpPC;
18     wire [31:0] fp_RD1, fp_RD2, neg_fp_RD2, fp_WD3, fp_Op1, fp_Op2, fp_ALUResult, fp_ALUResultORReadData;
19     wire fp_sw;
20     wire [31:0] SrcB;
21     //////////////////////////////////////////////////
22     assign neg_fp_RD2 = {~fp_RD2[31], fp_RD2[30:0]};
23     assign fp_sw = Instr[2];
24     //Instantiate building blocks
25     add_by_4 add_by_4 (.PC(PC), .PCPlus4(PCPlus4));
26     //////////////////////////////////////////////////
27     add_to_ImmExt add_to_ImmExt (PC, ImmExt, TmpPC);
28     //////////////////////////////////////////////////
29     PC pc (.clk(clk), .reset(reset), .PC(PC), .PCNext(PCNext));
30     //////////////////////////////////////////////////
31     reg_file reg_file (.A1(Instr[19:15]), .A2(Instr[24:20]), .A3(Instr[11:7]),
32         .WE3(RegWrite), .RD1(RD1), .RD2(RD2), .WD3(WD3), .clk(clk));
33     //////////////////////////////////////////////////

```


Simulation results:

The Program:

```
addi s1, x0, 100
fcvt.s.w f1, s1
addi s2, x0, 4
fcvt.s.w f2, s2
fmul.s f3,f1,f2      #f3 takes the value of 400
addi s1, x0, 10
fcvt.s.w f4,s1
addi s2, x0, 4
fcvt.s.w f5,s2
fmul.s f6,f4,f5      #f6 takes the value of 40
fmin.s f7,f3,f6      #f7 takes the value of f6 -> 40
fle.s s3,f4,f5        #s3 takes the value of 0 since f4 > f5
fsw  f7,84(x0)        #mem[0] = 40
flw  f8,84(x0)        #f8 takes the value of mem[0] -> 40
fclass.s s3,f7        #s3 takes the value of 0x40 since the value stored in f7 is
+ve normal
```



ft0 (f0)	0x00000000	≡
ft1 (f1)	0x42c80000	≡
ft2 (f2)	0x40800000	≡
ft3 (f3)	0x43c80000	≡
ft4 (f4)	0x41200000	≡
ft5 (f5)	0x40800000	
ft6 (f6)	0x42200000	≡
ft7 (f7)	0x42200000	

Architecture:

