Graduation Project Documentation

RVF FLOATING POINT EXTENSION
ABDEL RAHMAN ATEF YOUSSEF

Contents

Codes:	2
1)ieee-754-flags:	2
2) fp_add:	3
3)fp_mul:	7
4)fp_cmp:	10
5)fp_min_max:	12
6)fp_cvt:	14
7)fp_class:	16
8)fp_alu_decoder:	18
9)fp_alu:	19
10)main_decoder:	20
11)ctrl_unit:	21
12)datapath:	22
13)top:	23
Simulation results:	24
The Program:	24
Architecture:	26

Codes:

1)ieee-754-flags:

```
    ieee-754-flags.vh
    ieee-754-flags.vh
      localparam N_INF
                                = 0;
      localparam N_NORMAL
                                = 1;
      localparam N_SUBNORMAL
                                = 2;
      localparam N_ZERO
                                = 3;
     localparam ZERO
                                = 4;
      localparam SUBNORMAL
                                = 5;
      localparam NORMAL
                                = 6;
      localparam INF
                                = 7;
      localparam SNAN
                                = 8;
      localparam QNAN
                                = 9;
      localparam NTYPES
                                = 10;
      localparam NEXCEPTIONS = 5;
      localparam EMAX
                                = 127;
      localparam EMIN
                                = -126;
      localparam BIAS
                                = 127;
      localparam NEXP
                                = 8;
19
      localparam NSIG
                                = 23;
```

2) fp add:

```
module fp_add (a, b, s);
         `include "ieee-754-flags.vh"
         localparam CLOG2_NSIG = $clog2(NSIG+1);
         input [NEXP+NSIG:0] a, b;
         output [NEXP+NSIG:0] s;
         wire signed [NEXP+1:0] aExp, bExp, expOut;
         wire [NSIG:0] aSig, bSig, sigOut;
         wire [31:0] aFlags, bFlags;
         wire aSign, bSign;
         reg signed [NSIG+1:0] shiftAmt;
15
         reg signed [EMAX+2:EMIN-NSIG] augendSig, addendSig, normSig;
         wire signed [EMAX+2:EMIN-NSIG] absSig, bigSig, sumSig;
         reg signed [NEXP+1:0] adjExp, normExp, biasExp;
         wire signed [NEXP+1:0] bigExp;
         reg sumSign;
         wire absSign;
         reg [CLOG2 NSIG-1:0] sa;
         reg subtract;
         reg [NEXP+NSIG:0] alwaysS;
         fp_class aClass(a, aFlags, aExp, aSig);
         fp_class bClass(b, bFlags, bExp, bSig);
         assign aSign = a[NEXP+NSIG];
```

```
assign bSign = b[NEXP+NSIG];
          always @(*) begin
             subtract = a[NEXP+NSIG] ^ b[NEXP+NSIG];
             if (aFlags[SNAN] | bFlags[SNAN]) begin
                 alwaysS = aFlags[SNAN] ? a : b;
             else if (aFlags[QNAN] | bFlags[QNAN]) begin
                 alwaysS = aFlags[QNAN] ? a : b;
             else if (aFlags[ZERO] | bFlags[ZERO]) begin
                 alwaysS = aFlags[ZERO] ? b : a;
             else if (aFlags[INF] & bFlags[INF]) begin
                 alwaysS = {aSign, {{NEXP{1'b1}}},{NSIG{subtract}}};
             else if (aFlags[INF] | bFlags[INF]) begin
                 alwaysS = aFlags[INF] ? a : b;
             // a and b are both (sub-)normal numbers
             else begin
55
                 augendSig = 0;
                 addendSig = 0;
                 sa = 0;
                 if (aExp < bExp) begin
                      sumSign = bSign;
                      shiftAmt = bExp - aExp;
                      augendSig[EMAX:EMAX-NSIG] = bSig;
                      addendSig[EMAX:EMAX-NSIG] = aSig;
                      adjExp = bExp;
                  end
```

```
else begin
   sumSign = aSign;
   shiftAmt = aExp - bExp;
   augendSig[EMAX:EMAX-NSIG] = aSig;
   addendSig[EMAX:EMAX-NSIG] = bSig;
   adjExp = aExp;
end
addendSig = addendSig >> shiftAmt;
normSig = bigSig;
case (normSig[EMAX-1:EMAX-23])
   23'b1????????????????? sa = 1;
   23'b01??????????????? sa = 2;
   23'b001???????????????? sa = 3:
   23'b0001????????????? sa = 4;
   23'b00001?????????????? sa = 5:
   23'b000001????????????: sa = 6;
   23'b0000001???????????? sa = 7;
   23'b00000001???????????? sa = 8;
   23'b000000001?????????? sa = 9;
   23'b0000000001?????????? sa = 10:
   23'b00000000001?????????: sa = 11;
   23'b000000000001????????: sa = 12;
   23'b0000000000001????????: sa = 13:
   23'b00000000000001???????: sa = 14;
   23'b0000000000000001???????: sa = 15:
   23'b00000000000000001??????: sa = 16;
   23'b000000000000000001?????: sa = 17;
   23'b0000000000000000001?????: sa = 18:
   23'b0000000000000000001????: sa = 19;
   23'b00000000000000000001???: sa = 20:
   23'b0000000000000000000001??: sa = 21;
   23'b0000000000000000000001?: sa = 22:
```

```
23'b0000000000000000000000001: sa = 23;
                       default: sa = 24;
                  normSig = normSig[EMAX] ? bigSig : (normSig << sa);</pre>
                  normExp = normSig[EMAX] ? bigExp : (bigExp - sa);
                  if (~| normSig) begin
                      alwaysS = {\{NEXP+NSIG+1\{1'b0\}\}\}};
                  else if (expOut < EMIN)
                       alwaysS = {absSign, {NEXP{1'b0}}, sigOut[NSIG:1]};
                    end
                  else if (expOut > EMAX) begin
                       alwaysS = {absSign, {NEXP{1'b1}}, {NSIG{1'b0}}};
                  else begin
                       biasExp = normExp + BIAS;
                       alwaysS = {absSign, biasExp[NEXP-1:0], sigOut[NSIG-1:0]};
          assign sumSig = subtract ? (augendSig + ~addendSig + 279'b1) : (augendSig + addendSig);
          assign absSign = sumSign ^ sumSig[EMAX+2];
128
          assign absSig = sumSig[EMAX+2] ? (42'b0 + ~sumSig + 279'b1) : (42'b0 + sumSig);
          assign bigSig = absSig >> absSig[EMAX+1];
          assign bigExp = adjExp + absSig[EMAX+1];
```

```
133
134     assign sigOut = normSig[EMAX : EMAX-23];
135     assign s = alwaysS;
136     endmodule
137
```

3)fp mul:

```
//This module is to preform the multiplication on 32-bit floating point numbers//
     //• Subnormal * Subnormal = Zero
     module fp_mul (a, b, p);
10
         `include "ieee-754-flags.vh"
         input [NEXP+NSIG:0] a, b;
13
         output [NEXP+NSIG:0] p;
14
         reg [NEXP+NSIG:0] ptmp;
                                                     //Internal register to hold the product
16
         reg psign;
17
         wire signed [NEXP+1:0] aExp, bExp;
18
         reg signed [NEXP+1:0] t1Exp, t2Exp, pExp; //Temporary storage for product exponent
         wire [NSIG:0] aSig, bSig;
20
         reg [NSIG:0] pSig;
21
         wire [(2*NSIG)+1:0] rawSig;
22
         reg [NSIG:0] tSig;
                                                 //Temporary storage for truncated significand
23
         reg [NSIG+1:0] roSig;
24
25
         wire [NEXP+NSIG:0] aFlags, bFlags;
26
27
         fp_class aClass(a, aFlags, aExp, aSig);
28
         fp_class bClass(b, bFlags, bExp, bSig);
29
30
         assign rawSig = aSig * bSig;
31
         always @(*) begin
             ptmp = {1'b0 , {NEXP{1'b1}} , 1'b0 , {NSIG-1{1'b1}}};
32
             psign = a[NEXP+NSIG] ^ b[NEXP+NSIG];
```

```
if ((aFlags[SNAN] | bFlags[SNAN]) == 1) begin
   ptmp = (aFlags[SNAN] == 1) ? a : b;
else if ((aFlags[QNAN] | bFlags[QNAN]) == 1) begin
   ptmp = (aFlags[QNAN] == 1) ? a : b;
else if ((aFlags[INF] | aFlags[N_INF] | bFlags[NIF]) == 1) begin
    if ((aFlags[ZERO] | bFlags[ZERO]) == 1) begin
       ptmp = {psign , {NEXP{1'b1}} , 23'h002a};
   end
   else begin
       ptmp = {psign , {NEXP{1'b1}} ,{NSIG{1'b0}}};
    end
end
else if ((aFlags[ZERO] | bFlags[ZERO]) == 1 || (aFlags[SUBNORMAL] |
       aFlags[N_SUBNORMAL]) & (bFlags[SUBNORMAL] | bFlags[N_SUBNORMAL]) == 1)
   ptmp = {psign , {NEXP+NSIG{1'b0}}};
  t1Exp = aExp + bExp;
```

```
if(rawSig[2*NSIG+1] == 1) begin
    t2Exp = t1Exp + 1;
    tSig = rawSig[2*NSIG+1:NSIG+1];
    if (rawSig[NSIG:0] > 24'h7ff_fff) begin
                                                  //Add 1 to the remaining bits
       roSig = tSig + 1;
    end
    else if (rawSig[NSIG:0] < 24'h7ff_fff) begin //Do nothing</pre>
        roSig = tSig;
    else begin
       roSig = tSig + tSig[0];
    end
end
else begin
    t2Exp = t1Exp;
    tSig = rawSig[2*NSIG:NSIG];
    if (rawSig[NSIG-1:0] > 23'h3ff_fff) begin
       roSig = tSig + 1;
    end
    else if (rawSig[NSIG-1:0] < 23'h3ff_fff) begin //Do nothing</pre>
        roSig = tSig;
        roSig = tSig + tSig[0];
t2Exp = t2Exp + roSig[NSIG+1];
```

```
if (t2Exp < -149) begin
              ptmp = {psign , {NEXP+NSIG{1'b0}}};
          end
          else if (t2Exp < -126) begin //Subnormal product
              if (roSig[NSIG+1])
                 pSig = roSig[NSIG+1:1] >> (-126 - t2Exp);
                 pSig = roSig[NSIG:0] >> (-126 - t2Exp);
              ptmp = {psign , {NEXP{1'b0}} , pSig[NSIG-1:0]};
          else if (t2Exp > 127) begin
              ptmp = {psign , {NEXP{1'b1}} , 23'b0};
          end
          else begin
              pExp = t2Exp + BIAS;
              if (roSig[NSIG+1])
                 pSig = roSig[NSIG+1:1];
                 pSig = roSig[NSIG:0];
              ptmp = {psign , pExp[NEXP-1:0] , pSig[NSIG-1:0]};
          end
   end
   assign p = ptmp;
endmodule
```

4)fp cmp:

```
module fp_cmp (a, b, sel, res);
         `include "ieee-754-flags.vh"
         input [31:0] a, b;
         input [1:0] sel;
         output reg [31:0] res;
         wire aSign, bSign;
         wire [7:0] aExp, bExp;
         wire [22:0] aSig, bSig;
         wire [31:0] aFlags, bFlags;
12
         fp class aClass (.f(a), .fFlags(aFlags));
         fp_class bClass (.f(b), .fFlags(bFlags));
14
15
         assign aSign = a[31];
         assign aExp = a[30:23];
17
         assign aSig = a[22:0];
18
         assign bSign = b[31];
         assign bExp = b[30:23];
20
         assign bSig = b[22:0];
22
         always @(*) begin
23
             if (aFlags[SNAN] | bFlags[SNAN]) begin
                 res = 32'b0;
25
             else begin
                 case (sel)
28
29
                     2'b00: if (aSign == 0 && bSign == 1) begin
                              res = 32'b0;
31
                         end
32
                         else if (bExp < aExp) begin
                              res = 32'b0;
```

```
else begin
                        res = (bSig < aSig) ? 32'b0 : 32'b1;
                        end
                    2'b01: if (aSign == 1 && bSign == 0) begin
                        res = 32'b1;
                        end
                        else if (aExp < bExp) begin
                        res = 32'b1;
                        end
44
                        else begin
                        res = (aSig < bSig) ? 32'b1 : 32'b0;
                        end
                    2'b10: if (a == b) begin
                        res = 32'b1;
                        end
                        else begin
                        res = 32'b0;
                        end
                    default: res = 32'b0;
                endcase
             end
         end
     endmodule
59
```

5)fp min max:

```
1 v module fp_min_max (a, b, sel, res);
         input [31:0] a, b;
         input sel;
         output reg [31:0] res;
         wire aSign, bSign;
         wire [7:0] aExp, bExp;
         wire [22:0] aSig, bSig;
         assign aSign = a[31];
         assign aExp = a[30:23];
         assign aSig = a[22:0];
         assign bSign = b[31];
         assign bExp = b[30:23];
15
         assign bSig = b[22:0];
16
         always @(*) begin
             case (sel)
19
                 1'b0: if (aSign == 1 && bSign == 0) begin
                         res = a;
                     end
                     else if (aSign == 0 && bSign == 1) begin
                         res = b;
                     end
26 🗸
                     else if (aExp < bExp) begin
27
                         res = a;
29 🗸
                     else if (bExp < aExp) begin
                         res = b;
                     end
                     else begin
                         res = (aSig < bSig) ? a : b;
```

```
35
                //Find the maximum
                1'b1: if (aSign == 1 && bSign == 0) begin
                       res = b;
                    end
                    else if (aSign == 0 && bSign == 1) begin
                    res = a;
                    end
                    else if (aExp < bExp) begin
                    res = b;
                    else if (bExp < aExp) begin
                    res = a;
                    end
                    else begin
                    res = (aSig < bSig) ? b : a;
                    end
                default: res = 32'b0;
            endcase
        end
```

6)fp cvt:

```
module fp cvt(i, f);
        input wire signed [31:0] i;
        output wire [31:0] f;
        reg [7:0] fExp;
        reg [4:0] sa;
        reg [30:0] tSig;
        reg [24:0] roSig;
        reg [31:0] i unsigned;
10
        always @(*) begin
            if (i[31] == 1'b1) begin
                i \text{ unsigned} = (\sim i) + 1;
                i_unsigned = i;
        end
        always @(i_unsigned) begin
            casez (i unsigned)
                32'b01??????????????????????? sa = 5'd30:
                32'b001???????????????????????? sa = 5'd29:
                32'b0001???????????????????? sa = 5'd28;
                32'b00001??????????????????? sa = 5'd27:
                32'b000001???????????????????? sa = 5'd26;
                32'b0000001????????????????????? sa = 5'd25:
                32'b00000001?????????????????? sa = 5'd24;
                32'b00000001???????????????? sa = 5'd23:
                32'b0000000001?????????????????? sa = 5'd22;
                32'b0000000001????????????????? sa = 5'd21:
                32'b00000000001?????????????? sa = 5'd20;
                32'b0000000000001??????????????? sa = 5'd19;
```

```
32'b00000000000001?????????????: sa = 5'd18;
                 32'b000000000000001????????????? sa = 5'd17;
                 32'b0000000000000001????????????: sa = 5'd16;
                 32'b00000000000000001??????????: sa = 5'd15;
                 32'b000000000000000001??????????: sa = 5'd14;
                 32'b0000000000000000001?????????: sa = 5'd13;
                 32'b00000000000000000001?????????: sa = 5'd12;
                 32'b000000000000000000001????????: sa = 5'd11;
                 32'b0000000000000000000001????????: sa = 5'd10;
                 32'b00000000000000000000001???????: sa = 5'd9;
                 32'b000000000000000000000001???????: sa = 5'd8;
                 32'b0000000000000000000000001??????: sa = 5'd7;
                 32'b0000000000000000000000001?????: sa = 5'd6;
                 32'b00000000000000000000000001????: sa = 5'd5;
                 32'b000000000000000000000000001????: sa = 5'd4;
                 32'b00000000000000000000000000001???: sa = 5'd3;
                 32'b0000000000000000000000000000000001??: sa = 5'd2;
51
                 32'b000000000000000000000000000000000001?: sa = 5'd1;
                 default: sa = 5'd0;
             endcase
             tSig = i_unsigned[30:0] << (30 - sa);
                                                      //Normalized sig
             if (tSig[6:0] > 7'b011_1111) begin
                                                      //Add 1 to the remaining bits
                 roSig = tSig[30:7] + 1;
             else if (tSig[6:0] < 7'b011_1111) begin //Do nothing
                 roSig = tSig[30:7];
                 roSig = tSig[30:7] + tSig[7];
             fExp = i_unsigned ? (127 + sa + roSig[24]) : 8'b0;
         end
```

```
67 | assign f = {i[31] , fExp , roSig[22:0]};
68 | endmodule
```

7)fp class:

```
//This module determines the class of the floating-point number//
     module fp_class (f, fFlags, fExp, fSig);
         `include "ieee-754-flags.vh"
         input [NSIG+NEXP:0] f;
         output wire [NSIG+NEXP:0] fFlags;
         output reg signed [NEXP+1:0] fExp;
         output reg [NSIG:0] fSig;
         reg [4:0] sa;
         wire expOnes, expZeroes, sigZeroes;
13
15
         assign expOnes = &f[NEXP+NSIG-1:NSIG];
         assign expZeroes = ~[f[NEXP+NSIG-1:NSIG];
17
         assign sigZeroes = ~[f[NSIG-1:0];
19
                                    = exp0nes
         assign fFlags[SNAN]
                                                 & ~sigZeroes & ~f[NSIG-1];
         assign fFlags[QNAN]
                                    = exp0nes
                                                              & f[NSIG-1];
21
         assign fFlags[INF]
                                    = exp0nes
                                                 & sigZeroes & ~f[NSIG+NEXP];
         assign fFlags[N INF]
                                    = expOnes & sigZeroes & f[NSIG+NEXP];
         assign fFlags[ZERO]
                                    = expZeroes & sigZeroes & ~f[NSIG+NEXP];
         assign fFlags[N ZERO]
                                    = expZeroes & sigZeroes & f[NSIG+NEXP];
25
         assign fFlags[SUBNORMAL]
                                  = expZeroes & ~sigZeroes & ~f[NSIG+NEXP];
         assign fFlags[N_SUBNORMAL] = expZeroes & ~sigZeroes & f[NSIG+NEXP];
27
         assign fFlags[NORMAL]
                                    = ~expOnes & ~expZeroes & ~f[NSIG+NEXP];
                                                 & ~expZeroes & f[NSIG+NEXP];
         assign fFlags[N NORMAL]
                                    = ~exp0nes
29
         assign fFlags[NSIG+NEXP:10] = 22'b0;
```

```
always @(f) begin
   fExp = f[30:23];
   fSig = {1'b1 , f[22:0]};
   sa = 0;
   if ((fFlags[NORMAL] | fFlags[N NORMAL]) == 1) begin
       fExp = f[30:23] - 127;
       fSig = {1'b1 , f[22:0]};
   else if ((fFlags[SUBNORMAL] | fFlags[N SUBNORMAL]) == 1) begin
       casez (f[22:0])
           23'b1??????????????????? sa = 1;
           23'b01????????????????? sa = 2;
           23'b001????????????????? sa = 3;
           23'b0001??????????????? sa = 4;
           23'b00001??????????????? sa = 5;
           23'b000001????????????? sa = 6;
           23'b0000001????????????? sa = 7;
           23'b00000001???????????? sa = 8;
           23'b000000001???????????: sa = 9;
           23'b0000000001??????????: sa = 10;
           23'b00000000001?????????? sa = 11;
           23'b000000000001????????: sa = 12:
           23'b0000000000001????????: sa = 13;
           23'b00000000000001???????: sa = 14;
           23'b0000000000000001???????: sa = 15;
           23'b00000000000000001??????: sa = 16:
           23'b000000000000000001?????: sa = 17;
           23'b0000000000000000001????: sa = 18;
           23'b0000000000000000001????: sa = 19;
           23'b000000000000000000001???: sa = 20:
           23'b000000000000000000001??: sa = 21;
           23'b0000000000000000000001?: sa = 22;
           default: sa = 23;
       endcase
```

8)fp_alu_decoder:

```
module fp alu decoder (funct5, Instr14 12, ALUCtrl);
         input [4:0] funct5;
         input [2:0] Instr14 12;
         output reg [3:0] ALUCtrl;
         always @(*) begin
             case (funct5)
                 5'b00000, 5'b00001: ALUCtrl = 4'b0000;
                 5'b00010: ALUCtrl = 4'b0001;
                 5'b00101:
                         case (Instr14_12)
                             4'b000: ALUCtrl = 4'b0010;
                             4'b001: ALUCtrl = 4'b0011;
                                                              //MAX
                             default: ALUCtrl = 4'b0;
                         endcase
                 5'b10100:
                         case (Instr14_12)
                             4'b000: ALUCtrl = 4'b0100;
                                                              //LEO
                             4'b001: ALUCtrl = 4'b0101;
                             4'b010: ALUCtrl = 4'b0110;
                                                              //EQ
                             default: ALUCtrl = 4'b0;
                         endcase
                 5'b11100: ALUCtrl = 4'b0111;
                                                              //CLASS
24
                 5'b11010: ALUCtrl = 4'b1111;
                 default: ALUCtrl = 4'b0;
             endcase
         end
     endmodule
```

9)fp alu:

```
module fp_alu (A, B, ALUCtrl, ALUResult);
         input [31:0] A, B;
         input [3:0] ALUCtrl;
         output reg [31:0] ALUResult;
         wire [31:0] CVT_Out, MUL_Out, ADD_Out, CLASS_Out, CMP_Out, MINMAX_Out;
         wire [1:0] cmp_sel;
         wire min_max_sel;
         fp_cvt fp_cvt (A, CVT_Out);
         fp_class fclass (A, CLASS Out);
         fp_mul fp_mul (A, B, MUL_Out);
         fp_add fp_add (A, B, ADD_Out);
14
         fp_cmp cmp (A, B, cmp_sel, CMP_Out);
         fp_min_max min_max (A, B, min_max_sel, MINMAX_Out);
16
         assign min_max_sel = ALUCtrl == 4'b0011;
18
         assign cmp_sel = (ALUCtrl == 4'b0100) ? 2'b00 :
19
                          ((ALUCtrl == 4'b0101) ? 2'b01 :
20
                         ((ALUCtrl == 4'b0110) ? 2'b10 : 2'b00));
21
         always @(*) begin
             case (ALUCtrl)
                 4'b0000: ALUResult = ADD Out;
25
                 4'b0001: ALUResult = MUL Out;
26
                 4'b0010, 4'b0011: ALUResult = MINMAX Out;
                 4'b0100, 4'b0101, 4'b0110: ALUResult = CMP_Out;
28
                 4'b0111: ALUResult = CLASS Out;
                 4'b1111: ALUResult = CVT Out;
30
                 default : ALUResult = 32'b0;
31
         end
     endmodule
```

10)main decoder:

```
//Input: opcode (Instr[6:0])
//Output: RegWrite, ImmSrc, ALUSrc, Branch, MemWrite, ResultSrc, ALUOp, Jump
module main_decoder (
    opcode, funct5, RegWrite, ImmSrc, ALUSrc, Branch, MemWrite, ResultSrc, ALUOp ,Jump, fp_RegWrite
    input [6:0] opcode;
    input [4:0] funct5;
    output wire RegWrite, ALUSrc, Branch, MemWrite, Jump, fp_RegWrite;
    output wire [1:0] ImmSrc, ALUOp, ResultSrc;
    reg [11:0] controls;
    assign {RegWrite, ImmSrc, ALUSrc, Branch, MemWrite, ResultSrc, ALUOp, Jump, fp_RegWrite} = controls;
    always @(*) begin case (opcode)
            7'b0000011: controls = 12'b1_00_1_0_0_01_00_0_0; //LW
            7'b0100011: controls = 12'b0 01 1 0 1 00 00 0 0; //SW
            7'b1100011: controls = 12'b0_10_0_1_0_00_01_0_0; //BEQ & BNE
            7'b0110011: controls = 12'b1_00_0_0_0_00_10_0; //R-Type
            7'b0010011: controls = 12'b1_00_1_0_000_10_0; //ADDI & ORI & ANDI
            7'b1101111: controls = 12'b1_11_0_0_0_00_00_1_0; //JAL
7'b1100111: controls = 12'b1_00_1_0_00_00_1_0; //JALR
7'b0000111: controls = 12'b0_00_1_0_01_00_0_1; //FLW
            7'b0100111: controls = 12'b0_01_1_0_1_00_00_0; //FSW
             7'b1010011: case (funct5)
                              5'b00000, 5'b00001, 5'b00010,
                              5'b00101, 5'b11000, 5'b11010: controls = 12'b0_00_0_0_0_0_00_01;
                              5'b11000, 5'b10100, 5'b11100: controls = 12'b1_00_0_0_0_10_00_0_0;
                              default: controls = 12'bxxxxxxxxxxx;
                          endcase
             default: controls = 12'bxxxxxxxxxxx;
```

```
35 | end
36 endmodule
```

11)ctrl unit:

```
module ctrl_unit (
         opcode, funct5, funct3, funct7_5, Zero, ImmSrc, ALUCtrl, RegWrite, ALUSrc,
         MemWrite, ResultSrc, PCSrc, Jump, fp_RegWrite, add_sub, fp_ALUCtrl
         input [6:0] opcode;
         input [4:0] funct5;
         input [2:0] funct3;
         input funct7_5, Zero;
         output wire [1:0] ImmSrc, ALUCtrl;
         output wire RegWrite, ALUSrc, MemWrite, PCSrc, Jump, fp_RegWrite, add_sub;
         output wire [1:0] ResultSrc;
         output wire [3:0] fp_ALUCtrl;
         wire [1:0] ALUOp;
15
         wire Branch;
16
17
         assign PCSrc = (Zero & Branch & ~funct3[0]) | (~Zero & Branch & funct3[0]) | Jump;
18
         assign add_sub = (~| fp_ALUCtrl) & funct5[0];
         //Instantiate building blocks
         main_decoder main_decoder (opcode, funct5, RegWrite, ImmSrc, ALUSrc, Branch, MemWrite,
                                      ResultSrc, ALUOp, Jump, fp_RegWrite);
22
         alu_decoder alu_decoder (ALUOp, funct3, opcode[5], funct7_5, ALUCtrl);
         fp_alu_decoder fp_alu_decoder (.funct5(funct5), .Instr14_12(funct3), .ALUCtrl(fp_ALUCtrl));
     endmodule
24
```

12)datapath:

```
module datapath (
   clk, reset, RegWrite, ALUSrc, PCSrc, ResultSrc, Jump, fp_RegWrite, add_sub,
   fp_ALUCtrl, Instr, ALUCtrl, ImmSrc, ReadData, PC, ALUResult, WriteData, Zero
   input clk, reset, RegWrite, ALUSrc, PCSrc, Jump, fp_RegWrite, add_sub;
   input [1:0] ResultSrc;
   input [31:0] Instr;
   input [1:0] ALUCtrl, ImmSrc;
   input [31:0] ReadData;
   input [3:0] fp_ALUCtrl;
   output wire [31:0] PC;
   output wire [31:0] ALUResult;
   output wire [31:0] WriteData;
   output wire Zero;
   wire [31:0] RD1, RD2, WD3, PCTarget, PCPlus4, PCNext, ImmExt, TmpResult;
   wire [31:0] TmpResultORfp_ALUResult, TmpPC;
   wire [31:0] fp_RD1, fp_RD2, neg_fp_RD2, fp_WD3, fp_Op1, fp_Op2, fp_ALUResult, fp_ALUResultORReadData;
   wire fp_sw;
   wire [31:0] SrcB;
   assign neg_fp_RD2 = {~fp_RD2[31] , fp_RD2[30:0]};
   assign fp_sw = Instr[2];
   //Instantiate building blocks
   add_by_4 add_by_4 (.PC(PC), .PCPlus4(PCPlus4));
   add_to_ImmExt add_to_ImmExt (PC, ImmExt, TmpPC);
   PC pc (.clk(clk), .reset(reset), .PC(PC), .PCNext(PCNext));
   reg_file reg_file (.A1(Instr[19:15]), .A2(Instr[24:20]), .A3(Instr[11:7]),
                       .WE3(RegWrite), .RD1(RD1), .RD2(RD2), .WD3(WD3), .clk(clk));
```

```
mux 2 i7 (fp RD1, RD1, & fp ALUCtrl, fp Op1);
    mux_2 i9 (fp_RD2, neg_fp_RD2, add_sub, fp_Op2);
    fp_alu fp_alu (.A(fp_Op1), .B(fp_Op2), .ALUCtrl(fp_ALUCtrl), .ALUResult(fp_ALUResult));
    mux_2 i0 (fp_ALUResult, ReadData, ALUSrc, fp_WD3);
    reg_file fp_reg_file (.A1(Instr[19:15]), .A2(Instr[24:20]), .A3(Instr[11:7]),
                        .WE3(fp_RegWrite), .RD1(fp_RD1), .RD2(fp_RD2), .WD3(fp_WD3), .clk(clk));
    mux_2 i8 (RD2, fp_RD2, fp_sw, WriteData);
    imm ext imm ext (Instr[31:7], ImmSrc, ImmExt);
    mux_2 i1 (RD2, ImmExt, ALUSrc, SrcB);
    alu alu (.A(RD1), .B(SrcB), .ALUCtrl(ALUCtrl), .ALUResult(ALUResult), .Zero(Zero));
    mux_2 i2 (ALUResult, ReadData, ResultSrc[0], TmpResult);
    mux_2 i3 (TmpResult, fp_ALUResult, ResultSrc[1], TmpResultORfp_ALUResult);
    mux_2 i4 (TmpResultORfp_ALUResult, PCPlus4, Jump, WD3);
    mux_2 i5 (TmpPC, ALUResult, (Jump & ALUSrc), PCTarget);
    mux_2 i6 (PCPlus4, PCTarget, PCSrc, PCNext);
endmodule
```

13)top:

```
module top (
    clk, reset
    );

input clk, reset;

input clk, reset;

wire [31:0] Instr, PC;

wire [31:0] ALUResult, ReadData, WriteData;

wire RegWrite, Zero, MemWrite, ALUSrc, PCSrc, Jump, fp_RegWrite, add_sub;

wire [1:0] ImmSrc, ALUCtrl, ResultSrc;

wire [3:0] fp_ALUCtrl;

datapath datapath (clk, reset, RegWrite, ALUSrc, PCSrc, ResultSrc, Jump, fp_RegWrite, add_sub,

fp_ALUCtrl, Instr, ALUCtrl, ImmSrc, ReadData, PC, ALUResult, WriteData, Zero);

ctrl_unit ctrl_unit (Instr[6:0], Instr[31:27], Instr[14:12], Instr[30], Zero, ImmSrc, ALUCtrl,

RegWrite, ALUSrc, MemWrite, ResultSrc, PCSrc, Jump, fp_RegWrite, add_sub, fp_ALUCtrl);

instr_mem instr_mem (PC, Instr);


data_mem data_mem (clk, MemWrite, WriteData, ALUResult, ReadData);


endmodule
```

Simulation results:

The Program:

```
addi s1, x0, 100
fcvt.s.w f1, s1
addi s2, x0, 4
fcvt.s.w f2, s2
fmul.s f3,f1,f2
                   #f3 takes the value of 400
addi s1, x0, 10
fcvt.s.w f4,s1
addi s2, x0, 4
fcvt.s.w f5,s2
fmul.s f6,f4,f5
                  #f6 takes the value of 40
fmin.s f7,f3,f6
                  #f7 takes the value of f6 -> 40
fle.s s3,f4,f5
                   #s3 takes the value of 0 since f4 > f5
fsw
    f7,84(x0)
                   \#mem[0] = 40
    f8,84(x0)
flw
                   #f8 takes the value of mem[0] -> 40
                   #s3 takes the value of 0x40 since the value stored in f7 is
fclass.s s3,f7
+ve normal
```





Architecture:

