


(PCINT14/RESET) PC6	1	28	PC5 (ADC5/SCL/PCINT13)
(PCINT16/RXD) PD0	2	27	PC4 (ADC4/SDA/PCINT12)
(PCINT17/TXD) PD1	3	26	PC3 (ADC3/PCINT11)
(PCINT18/INT0) PD2	4	25	PC2 (ADC2/PCINT10)
(PCINT19/OC2B/INT1) PD3	5	24	PC1 (ADC1/PCINT9)
(PCINT20/XCK/T0) PD4	6	23	PC0 (ADC0/PCINT8)
VCC	7	22	GND
GND	8	21	AREF
	9	20	AVCC
(PCINT6/XTAL1/TOSC1) PB6	10	19	PB5 (SCK/PCINT5)
(PCINT7/XTAL2/TOSC2) PB7	11	18	PB4 (MISO/PCINT4)
(PCINT21/OC0B/T1) PD5	12	17	PB3 (MOSI/OC2A/PCINT3)
(PCINT22/OC0A/AIN0) PD6	13	16	PB2 (SS/OC1B/PCINT2)
(PCINT23/AIN1) PD7	14	15	PB1 (OC1A/PCINT1)

Connected to quartz crystals 8MHz


Hardware PWM

Harvard Architecture: It Stores machine instructions & data in separate memory units that are connected by different buses. Thus, each of them has its own data & address bus.



Princeton Architecture (von Neumann): Has a single memory system, where several bus cycles are needed to get a complete instruction with the required data, thus it's slower than Harvard.





- Microcontroller:**
- cheap
  - System on chip (SoC)
  - All parts on a single chip
  - Components can't be modified
  - Lower clock speed (1 MHz - 300 MHz)
  - Consumes less power
  - Perform specific tasks
- Thus, the relationship between input & output are predefined.

- Microprocessor:**
- has only CPU (other parts are required to function)
  - high clock speed (1 GHz - 5 GHz)
  - Consumes more power.
  - Size/number of external connections depends on the purpose
  - No specific tasks (thus, no predefined relationship between input & output).

Enable input at Pin B3:

`DDRB &= ~(1 << DDB3);`

Switch is open


Pull up resistor enabled!

$V_{DD}$

$\text{PORTB} \leftarrow (1 << \text{PB3});$  Pull up resistor

Enable output at pin D2:

$\text{DDR D} \leftarrow (1 << \text{DDR2});$




```

if (~PINB & (1 << PB3)) {
    PORTD |= (1 << PD2);
} else {
    PORTD &= ~(1 << PD2);
}

```

WDT: (watchdog timer) : To keep track of how the microcontroller is running & activate a handling routine in case it gets stuck.



Oversampling: number of samples =  $2^{1(2*1)}$  → num. of additional bits of resolution.

Q&A 6.4: For the maximum analog value of 5 V, provide the binary values of registers ADCH and ADCL with ADLAR set to 0 (deactivated) and 1 (activated).

$\text{ADLAR} = 0$ (regular case)	$\text{ADLAR} = 1$ ("left adjusted")
$\text{ADCH} = \underline{\quad \quad \quad} 11$	$\text{ADCH} = 11111111$
$\text{ADCL} = 11111111$	$\text{ADCL} = 11 \underline{\quad \quad \quad}$

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Registers. Usually, the 10-bit ADC conversion result is right adjusted, the preceding six bits are zeros, i.e. max. ADCW value is 0b0000 0011 1111 1111 (consists of  $\text{ADCH} = 0b00000011$  and  $\text{ADCL} =$

`0b11111111`). When right adjusted (regular case), ADC value can simply be read over ADCW (C compiled code reads both registers and combines them, behind the scenes, into a 16-bit value) to get a proper 16-bit value with the low 10 bits filled.

$$\text{ADC } 5V \rightarrow \text{ADCW} = 0b1111111100000000$$

If ADLAR bit in the ADMUX register is set, the result is left adjusted. In this case, the max. value of ADCH is 255 (`0b11111111` or `0xFF`), and the max. value of the lower ADCW byte ADCL is 192 (`0b11000000` or `0xC0`), due to the six trailing zeros, as ADC result is 10 bits only.


Left adjustment (ADLAR bit is set) is meant for applications that require only 8 bits from the ADC, thus getting all 8 of the most significant bits with no fiddling just by reading ADCH.

\*ADCL must be read first (from right)!

ADMUX |=

MUX3...0	Single Ended Input
0000	ADC0
0001	ADC1
0010	ADC2
0011	ADC3
0100	ADC4
0101	ADC5

Interrupt: Is a signal to the processor, emitted hardware or Software indicating an event which needs immediate attention.



ISR: Interrupt Service Routine

`*sei();` //enable ISR

`*cli();` //disable ISR

Software Interrupts:

TIMER1-OVF-vect, TIMER1-COMPA-vect, SPI, ADC, USART

External Interrupts:


Serial Peripheral Interface

Universal Synchronous & Asynchronous Receiver Transmitter

INT0-vect, INT1-vect.

PD2  
Pin 4

PD3  
Pin 5



White Low (white pressed)      on falling & on rising (once pressed, & once unpressed)      falling edge      rising edge.

## Timers/Counters (0, 2, 1)

8 bits    16 bits

$$f_{\text{ovf}} = \frac{f_{\text{clock}}}{(P * 2^{\text{num bits}})}$$

↓ Prescaler

check prescaler for a required frequency:  $P_{\min} = \frac{f_{\text{clock}}}{f_{\text{req.}} * 2^{\text{num bits}}}$



$$\text{TCNT}_X = \frac{f_{\text{clock}}}{f_{\text{req.}} * P} - \text{Duty cycle}$$

(0, 1, or 2) ↪

or  $\text{TCNT}_X = \frac{\text{required delay time}}{T_{\text{clock}}} - 1$

Max. time period of Timer 2 or 0, without counting overflows: divide  $f_{\text{clock}}$  by maximum available prescaler (1024 in our case)  $\rightarrow \frac{8 \times 10^6}{1024} = 7812.5$   
 then  $T_{\max} = \frac{2^8 \rightarrow \text{num. of bits}}{7812.5} \rightarrow \approx 0.0328 \text{ s}$

Seven Segments:



I2C : Inter Integrated Circuits. (slave address D0)

I2C bus: Was developed to realise the serial communication between integrated circuit devices.

I2C has 2 wires (3 with ground): Serial Data (SDA)  $\xrightarrow{\text{Pin 27}}$ , & Serial Clock (SCL)  $\xrightarrow{\text{Pin 28}}$

Types of communication:

1- Serial: Data is sent as a stream of bits, only one at a time

2- Parallel: Many bits are sent at the same time.

EEPROM (Electrically Erasable programmable Read-Only Memory) (Slave address A0)

## Power & RTC

Batteries:

1 - Nickel-Metal Hydrides 1.2V

2 - Zinc: 1.4V

3 - Alkaline- $\text{MnO}_2$ : 1.5V

4 - Silver Oxide: 1.5V

5 - Lead acid: 2V

NiMH & NiCd are the weakest

6 -Lithium- $MnO_2$ ; 3V

## RTC: Real Time Clock (32768 Hz crystals)

What is BCD?

Binary Coded Decimal: is a System of writing numerals that assigns a four-digit binary code to each digit 0 till 9 in a decimal form.

$$0 = 0000$$

$$1 = 0001$$

$$2 = 0010$$

$$3 = 0011$$

$$4 = 0100$$

:

$$9 = 1001$$

$$93 = \underbrace{1001}_{9} \underbrace{0011}_{3}$$

\* From 0x08 till 0x3F (56 bytes \* 8 bits) are RAM inside RTC.

encoding: input (in) is binary, output is BCD:

return  $((in/10) \ll 4) | (in \% 10);$

82

decoding: input (in) BCD, out binary: (1000 0010)

return  $((in \gg 4) * 10) + (in \& 0b1111)$

## Temperature data Logger

Over Sampling: When higher resolution is needed.

UART: Universal Asynchronous Receiver Transmitter.

Band rate: is the number of symbols transferred per second.