
Appendix A: Common Bus of the Basic Computer



Appendix B: Instruction set of the Basic Computer

Symbol	Hex Code	Brief Description
AND	0 or 8	AND M to AC
ADD	1 or 9	Add M to AC, carry to E
LDA	2 or A	Load AC from M
STA	3 or B	Store AC in M
BUN	4 or C	Branch unconditionally to m
BSA	5 or D	Save return address in m and branch to m+1
ISZ	6 or E	Increment M and skip if zero
CLA	7800	Clear AC
CLE	7400	Clear E
CMA	7200	Complement AC
CME	7100	Complement E
CIR	7080	Circulate right E and AC
CIL	7040	Circulate left E and AC
INC	7020	Increment AC, carry to E
SPA	7010	Skip if AC is positive
SNA	7008	Skip if AC is negative
SZA	7004	Skip if AC is zero
SZE	7002	Skip if E is zero
HLT	7001	Halt computer
INP	F800	Input information and clear flag
OUT	F400	Output information and clear flag
SKI	F200	Skip if input flag is on
SKO	F100	Skip if output flag is on
ION	F080	Turn interrupt on
IOF	F040	Turn interrupt off

Appendix C: Complete BC Description using Micro-operations

Fetch	R'T ₀ :	AR ← PC
	R'T ₁ :	$IR \leftarrow M[AR], PC \leftarrow PC + 1$
Decode	R'T ₂ :	D0,, D7 \leftarrow Decode IR(12 \sim 14), AR \leftarrow IR(0 \sim 11), I \leftarrow IR(15)
Indirect	D ₇ 'IT ₃ :	$AR \leftarrow M[AR]$
Interrupt	$T_0'T_1'T_2'(IEN)(FGI + FGO)$:	R←1
	RT ₀ :	$AR \leftarrow 0$, $TR \leftarrow PC$
	RT ₁ :	$M[AR] \leftarrow TR, PC \leftarrow 0$
	RT ₂ :	$PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$
Memory-Re	ference	
AND	D_0T_4 :	$DR \leftarrow M[AR]$
	D_0T_5 :	$AC \leftarrow AC \land DR, SC \leftarrow 0$
ADD	D ₁ T ₄ :	$DR \leftarrow M[AR]$
	D ₁ T ₅ :	$AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0$
LDA	D ₂ T ₄ :	$DR \leftarrow M[AR]$
	D ₂ T ₅ :	$AC \leftarrow DR, SC \leftarrow 0$
STA	D ₃ T ₄ :	$M[AR] \leftarrow AC, SC \leftarrow 0$
BUN	D ₄ T ₄ :	$PC \leftarrow AR, SC \leftarrow 0$
BSA	D ₅ T ₄ :	$M[AR] \leftarrow PC$, $AR \leftarrow AR + 1$
	D ₅ T ₅ :	$PC \leftarrow AR, SC \leftarrow 0$
ISZ	D ₆ T ₄ :	$DR \leftarrow M[AR]$
	D ₆ T ₅ :	$DR \leftarrow DR + 1$
	D_6T_6 :	$M[AR] \leftarrow DR$, if(DR=0) then (PC \leftarrow PC + 1), SC \leftarrow 0
Register-Ref	Ference $(D_7I'T_3 = r, IR(i) = B_i)$	
	r:	SC ← 0
CLA	rB ₁₁ :	AC ← 0
CLE	rB ₁₀ :	E ← 0
CMA	rB ₉ :	$AC \leftarrow AC'$
CME	rB ₈ :	E ← E′
CIR	rB ₇ :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB ₆ :	$AC \leftarrow shl\ AC,\ AC(0) \leftarrow E,\ E \leftarrow AC(15)$
INC	rB ₅ :	$AC \leftarrow AC + 1, E \leftarrow C_{out}$
SPA	rB ₄ :	If(AC(15) =0) then $(PC \leftarrow PC + 1)$
SNA	rB ₃ :	If(AC(15) =1) then (PC \leftarrow PC + 1)
SZA	rB ₂ :	If(AC = 0) then (PC \leftarrow PC + 1)
SZE	rB ₁ :	If(E=0) then (PC \leftarrow PC + 1)
HLT	rB ₀ :	S ← 0
Input-Outpu	$tt (D_7IT_3 = p, IR(i) = B_i)$	122 2
1110	p:	SC ← 0
INP	pB ₁₁ :	$AC(0-7) \leftarrow INPR, FGI \leftarrow 0$
OUT	pB ₁₀ :	OUTR \leftarrow AC(0-7), FGO \leftarrow 0
SKI	pB ₉ :	If(FGI=1) then (PC \leftarrow PC + 1)
SKO	pB ₈ :	If(FGO=1) then (PC \leftarrow PC + 1)
ION	pB ₇ :	IEN ← 1
IOF	pB ₆ :	IEN ← 0