National University of Computer and Emerging Sciences, Lanore Campus

	WHAT DAIVED
1	THO THE
1	7013
1	SAISTINIT THE

Course Name:	Digital Logic Design	Course Code:	EE227
Program:	BCS & BDS	Semester:	Spring 2022
Duration:	30 Minutes	Total Marks:	20
	3 10-June, 2022	Weight	
Section:	ALL	Page(s):	3
Exam Type:	Final Part I Objective	211	


Name: M. ASAP TARIQ


Roll No. 211-5266

Section: 156.3-

Instruction/Notes:

- This part consists of 20 questions only.
- Attempt all questions on THIS PAPER.
- In MCQs, encircle the correct option, no cutting or overwriting is allowed!
- Once done, hand over this part to the invigilator.
- Make sure you have written your Roll No, Name and Section on Top.
- Use of calculator is not allowed.






(iii) How many different numbers can a 5-bit binary word represent?

$$2^5 = 32$$

(iv) A helpful analogy for a shift register is a conveyor belt. Examine this illustration showing a single conveyor belt at four different times, and determine which of the following shift register operations the sequence represents:



- Parallel-in, serial-out
- b) Parallel-in, parallel-out
- c) Serial-in, serial-out
- d) Serial-in, parallel-out

(v) What will be 8-bit binary representation of binary number 1110 having parity at most significant bit, following Even Parity?

10001110


* Q. b. is MISSING from paper. So there are only 19 Question Page 1 of 3

Department of Computer Science

(VII) Given the numbers (1000100) ₂ , (1000003) ₈ , (100000	27 is the smallest
A. They all have the same value	B. (1000002) ₁₀ is the smallest D. None of above E. All of above
(1000001) ₁₆ is the biggest	D. None of above E. All of above
 (viii) Which of the following describes the operation of a A If both inputs are HIGH, the output will flip. C. When both inputs are LOW, an invalid state exists. (ix) What are the contents of the circular shift left regist. Assume 3 clock pulses are used. A 0101 B. 1111 (x) Circuits that employs memory elements in addition to the circuit of the circular shift left regist. 	transition of clock. D. None of above er (assume initially 1010 stored). C. 0111 D. None of above
A. Combinational circuit Sequential circuit C. Combinational sequence D. Logic circuit	
(xi) Dual and complement of the Boolean expression is s A. X + Y + Z B. XY + Z' (xii) The main difference between latch and Flip flop (FF)	C. X'Y'Z' None of above
A. FF stores more bits C. Latch and FF are same D. Both A & B	of FF is changed in 1 clock cycle E. None of above
(xiii) The output of an XOR gate is zero (0) when Any of the inputs is one IV) All the inputs are one A. I only B. IV only CI and IV D. II and III	I) All the inputs are zero II) Any of the inputs is zero
(xiv) Parallel load transfer is done in:	
A 1 cycle C. 3 cycles B. 2 cycle D. 4 cycle	
(xv) Six bits are being used to save a number in signed 2s $(-32)_{10}$ to $(31)_{10}$	s complement form. The range of this number will be from $2^{\frac{l-1}{2}} o 2^{\frac{l-1}{2}-1}$
(xvi) BCD to 7-Segment is a A. MUX B. Encoder C. Decoder	D. All of these E. None
(xvii) If $F = \sum m (0, 1, 5, 6)$, then $F = \prod M (2, 3, 4, 7)$	
Department of	Page 2 of
THE THE PERSON NAMED IN TH	


(xviii) An 8-line to 1-line multiplexer is connected as shown, where output is F(X, Y, Z) and Z is the least significant input. Which of the following functions does F generate?

- A. F(X,Y,Z) = Z'
- F (X,Y,Z) = Z
- E. None of above
- B. F(X,Y,Z) = Y
- D. F(X,Y,Z) = Y+X




(xix) The sequential logic circuit shown below represents most closely the basic architecture of a:

- A. Data-latch register
- B. Ripple counter
- Synchronous counter
- D. Shift register
- E. None



(xx) Identify the logic function performed by the circuit shown in the given figure:

- A. 1-bit comparator
- B. Full adder
- C Half adder
- D. None of the above



National University of Computer and Emerging Sciences, Lahore Campus

T		NAL UNI	URS
1	CES #41	6	THE PARTY
1	Na Sell	A)	
	/	EMERE)	NII.

Course Name:	Digital Logic Design	Course Code:	EE227
Program:	BCS & BDS	Semester:	Spring 2022
Duration:	150 Minutes	Total Marks:	80
Paper Date:	23-June-22	Weight	40%
Section:	ALL	Page(s):	9
Exam Type:	Final		

Name: MUHAMMAD ASAD TARIA Roll No. 21

21L-5266

Section: BCS-2F

Instruction/Notes:

 Attempt all the questions on this answer booklet. You can do your scratch work on rough sheets but they will not be collected and marked.

2. Properly label all blocks and inputs/outputs to get credit.

 Provide only "one" final solution in the given space. Otherwise, both solutions will be cancelled and no mark will be given.

Question # 1:

a) Design and implement a sequential circuit which counts the following sequence using D flip flops:

0, 2, 4, 5, 7, 0 and repeat




[Marks: 10]

		P.S.		State Tabl	e and Sta	te Diagran	0 - 000
Ε.	(Az(t)	A ₁ (t)	A.(t)	A_2^{\dagger}	A ₂	A.	2 - 010 5 - 100 5 - 101
0	0	0	0	0	2	0	7-111
2	0	0	1	X(0)	×w	× (0)	A2 00 01 22 20
2	0	2	0	1	0	6	
3	0	1	1	× (o)	4/6	× (0)	1 1 1 1
4	1	0	0	1/	0	1	$A_{2}^{+} = A_{2}A_{1} + A_{1}A_{0}$
5	1	0	1	1	1	1	A2 01 11 10
6	1	1	0	× in	×(o)	× (0)	.
7	1	1	1	0	0	0	$A_{1}^{+} = \overline{A_{2}} \overline{A_{1}} + \overline{A_{2}} A_{0}$
Let A	=A2, B	= A2 &	C= A. + AB+B B CA+	for easi	er yeler	ence:	0 × ×
A=	AB+BZ	, 8:	AB+ B	c, c	E AB		$ \begin{array}{c c} 1 & \boxed{1} & \boxed{\times} \\ A_0^+ & = A_2 \overline{A_1} \end{array} $

Department of Computer Science


Page 1 of 9



Question # 2:

Analyze the following circuit to derive the equations, state table and the state diagram of the sequential circuit shown below.


Note: Show complete solution of state table, equations, state diagrams to get full credit.



Department of Computer Science

Page 2 of 9

[Marks: 15]




Department of Comparint Manner


Fage 1 of 1


[15 Marks]

Question # 3:

A synchronous sequential circuit is to be designed for generating the parity of a continuous stream of binary digits. The output of the circuit produces a logic "1" if the number of 1's received at the input is even. The output is "0" otherwise. Implement the circuit using D flip-flops as memory elements.







If the number of 1's received at the input is even, then the state of the circuit stays at 10. When another 1 arrives, it Changes to 0.

Then it stays at 0 unless a 1 arrives again, in which case it changes to 1 again and so on.

Note: The current state of the D-flip/flop (which is 1 for even and 0 for odd number of 17s) will be given out as output F so we don't need to consider the external output F separately during the design:

State Table:


P.S. Q(+)	i/P I	N.S. Q(+1
0	0	0
0	1	1
1	0	1
1	1	0

Equation:

(no need for x-map as obvious from table)

It is known that for D ftp/flops:


[Marks: 20]



Question # 4:


Design and implement a sequential circuit that receives a continuous stream of BCD input digits and counts the frequency of digit 6 (binary 0110) received at its input. e.g., if the input BCD stream is 4326590662618, then the count is 4 (binary 0100) because there are four 6's in this stream. In the input stream, digit 6 can appear up to five times.

Note: the BCD numbers are arriving serially; so, every BCD digit takes four clock cycles to arrive.





Department of Computer Science

Page 5 of 9




		D	
1	1		1
		×	X
		12	1





 $A^{+} = AB + \overline{BCn} + \overline{BCn} + \overline{BCn} + \overline{ABCn}$ $C^{+} = \overline{ABn} + \overline{ABC} + \overline{ABCn}$ Z = BCn

As for the counter, it is a 3-bit counter (because max count = 5-101)
For instance, an implementation using & flipt flops could be: 3-bit



PaPaPo will be the frequency count

the counter will increment only when z will allow the clock pulse to reach it

Department of Computer Science / CONT.

(CONTINUED ON PAGE 9)

Page 6 of 9



Name: M. ASAD TARIQ

Question # 5:


[Marks: 20]

Design a 4-bit mini-Process Unit that works according to the given functionality:

M ₁	Mo	F(A,B) = Operation	Function Description
0	0	A - 2*B	Subtract 2 times B from A
0	1	A + 4*B	Add 4 times B to A
1	0	A + B	Add A and B
1	1	A+1	Increment A

Where A and B are two 4-bit numbers. M inputs to your mini processor are control inputs. Your task is to add required logic in the design given below in order to make mini-processor fully functional.

Note: Assume that you already have Adder, Subtractor, Decoder(s), Encoder(s), MUX(s), DMUX(s) and Multiplier(s) blocks available. Properly label all blocks and inputs/outputs to get full credit.




Components used: 1 Adder, 1 Subtractor, 1 Multiplier, 4 Quart 2×1 MUX(s), 1 OR gate

Note: It is assumed that the results of addition/sidemetion/
multiplication do not overflow. If that is the case,
then we can either show an overflow/carry/negative
orturn etr. flag, or we can use adders and subtractors
invalid that can deal with larger no. of bits.

Department of Computer Science

Page 8 of 9



Department of Computer Science

Page 9 of 9