National University of Computer and Emerging Sciences, Lahore Campus



Course: Digital Logic Design
Program: BS(Computer Science)
Duration: 25 Minutes

25 Minutes 12-12-18

Section: A Exam: Quiz-5

Quiz Date:

Course Code: Semester:

EE227 Fall 2018

Total Marks: Weight:

Page(s): Roll Number

Show your working otherwise no credit will be given.

Q1. Design a counter with the following binary sequence 0,1,3,2,4,5,7. Use SR flipflops. (10marks)

National University of Computer and Emerging Sciences, Lahore Campus



Course: **Digital Logic Design** Program: **BS(Computer Science) Duration:**

25 Minutes 29-11-18

Section: Quiz-4 Exam:

Quiz Date:

Course Code: **EE227** Semester: Fall 2018 20

Total Marks: Weight: Page(s):


Roll Number

Show your working otherwise no credit will be given.

Α

Q1. The state equation for T-R flip-flop is Q(t+1) = T'Q(t)+RT. Construct a characteristic table for the flip flop. [10 marks]

Q2 (a). What should be the logical value of clock Pulse (CP) at the time of enabling the flip-flop whose diagram is shown below? [10 marks]



CP = _____

(b) Fill the characteristic table of the above flip flop.

СР	A	В	Q(t+1)