National University of Computer & Emerging Sciences, Lahore Department of Electrical Engineering (Spring 2024)


EE1005 - Digital Logic Design (BCS-2E) Quiz#3 (CLO-04)

Total Marks: 10

Time Allowed: 10 minutes

Roll #:

<u>Question:</u> A 3-bit adder/subtractor with selection bit W is given below. If W = 0, then two 3-bit numbers A and B are added. If W = 1, then the two numbers A and B are subtracted. A and B are signed numbers and negative numbers are represented in 2's complement form.



Inputs		Outputs		**	
A	В	S	ov		+001
010	001	011	00		011
100	101	1001	410	<i>.</i>	+/1/0/1,
011	111	100	1	:	11/0/10
110	111	111	IX		(81)
101	001	X100	OV		- 11 1 0 10 0
	100 - 4 011	A B 010 001 100 101 - 4 - 3 011 111 110 111	A B S 010 001 011 100 101 001 - 4 - 3 001 110 111 111 101 001	A B S OV 010 001 011 0 100 101 001 - 4 - 3 000 110 111 110 1 X	A B S OV 010 001 011 0 100 101 001 - 4 - 3 001 110 111 100 1

$$\frac{101}{100} = \frac{110}{100} + \frac{011}{100}$$

Date: April 23, 2024