National University of Computer and Emerging Sciences Lahore Campus

Digital Logic Design (EE1005)

Final Exam

= 00101

Total Time (Hrs):

3

6

Date: May 20TH 2024 Course Instructor(s)

90 **Total Marks:**

Ms. Sobia Tariq Javed

Total Questions:

Ms. Maimona Akram

Dr. Amjad Hussian

Mr. Amiad Ali

Mr. Aftab Alam

Mr. Zummar Saad

Mr. Salman Shoaib

Roll No

Section

Student Signature

Instructions:

CALCULATORS ARE NOT ALLOWED.

Answer all questions. Answer Q1, Q5(a) and Q6(a) on Answer Sheet and rest on the question paper.

CLO# 1: Understand different number systems and their conversion

Q1 Convert the following subtraction problem into an addition problem, (11010)2 - (10101)2

CLO# 2: Recognize and use basic gates to implement logic circuits

Q2

In a state-of-the-art factory, an advanced robotic arm equipped with four sophisticated sensors is deployed for automated item classification. These sensors can detect various intricate characteristics of the items passing through the assembly line. One sensor(A) detects whether the item possesses delicate components, indicating fragility. Second(B) measures the weight of the item, distinguishing between heavy and light objects. Third (C) separates the material composition of the item, identifying whether it is metallic or non-metallic. The last (D) one evaluates the item's intrinsic value, determining its economic significance. The robotic arm's task is to make intelligent decisions based on these inputs. It is programmed with a set of rules to sort the items effectively: Complex Fragility Analysis (W): If an item is both fragile and heavy, the robotic arm must carefully place it in the "special handling" area to prevent damage during transportation.

Precise Valuable Item Identification (X): Items that are both metallic and valuable are of utmost importance. These items are sent to the "high-value storage" area for secure storage and processing, ensuring their safety and proper handling.

Material-specific Storage (Y): If an item is neither fragile nor heavy but is metallic, it should be directed to the "metallic storage" area.

Fallback to Standard Storage (Z): If an item does not meet any of the above conditions, it should be sent to the "standard storage" area. This area serves as the default location for items that do not require special handling or have specific material or fragility considerations.

Page 1 of 4

06

National University of Computer and Emerging Sciences Lahore Campus

i) Show truth table for the required robotic arm.

ii)	Write the output(s) in canonical form

Α	В	С	D	W	X	Y	Z	
0	0	0	0	0	0	0	1	
0	0	0	1	0	0	0	1	
0	0	1	0	0	0	1	0	
0	0	1	1	0	1	1	0	Ī
0	1	0	0	0	0	0	1	
0	1	0	1	0	0	0	1	
0	1	1	0	0	0	Ø	1	
0	1	1	1	0	1	0	0	
1	0	0	0	ð	0	0	1	
1	0	0	1	0	0	0	1	
1	0	1	0	0	0	0	1	
1	0	1	1	0	1	0	0	
1	1	0	0	1	0	۵	0	
1	1	0	1	1	0	0	0	
1	1	1	0	1	0	0	0	
1	1	. 1	1	i	1	0	0	

$$W = \sum_{m} (12, 13, 14, 15)$$

$$X = \sum_{m} (3, 7, 11, 15)$$


$$Y = \sum_{m} (2, 3)$$


$$Z = \sum_{m} (0, 1, 4, 5, 6, 8, 9, 10)$$

CLO# 3: Constructs optimized logic circuit design

Q3

A 4x4 multiplier hardware is available to multiply two 4-bit numbers 'm' and 'q'. The client requires 9 times number 'q' only. Simply cross the unnecessary logic unit in the diagram given below on the question paper.





CLO# 4: Construct and utilize the basic functional blocks to design combinational circuits

Q 4

[20]

A 4-bit Arithmetic Logic Shift Unit along with (two 2x1 multiplexers) is shown in Figure below. This Unit has got two input data ports X and Y (4-bits each) and three select input bits that control the operation of this Unit as shown in the table on its right side.

Note that the input operands P, Q, R and T are all 4-bits (and therefore can have values between 016 and F16).


Spring 2024

Department of Computer Science

Page 2 of 4



National University of Computer and Emerging Sciences Lahore Campus



elect Inputs S2 S1 S0	Operation	Explanation (what appears at the output)
0 0 0	Z = X+1	Increment X
0 0 1	Z = X - Y	Subtract Y from X
0 1 0	Z = X + Y	Add Y to X
0 1 1	Z = X Y	Bitwise OR operation between X and Y.
1 0 0	$Z = X \wedge Y$	Bitwise AND operation between X and Y.
1 0 1	Z = X'	Complement Left input X
1 1 0	$F = X \oplus Y$	Bitwise XOR operation between X and Y
1 1 1	F = SHL Y	Shift Left the contents of input Y. (Carry Out may be affected).

S3 and S4 are the single bits select inputs of the multiplexers. If 0, left operand is selected else right operand is selected.

(a) Complete the following table.

[15] Z (in binary) **Carry Out** 50 S1 54 52 Q 0001 0 2 C 1 0 0 1 5 3 1010 9 1 1 0 0 1 5 2 2 0 3 0 0 1 0 1 1000 7 0000 3 7 2 1 0 1 0 0 D 1111 F 1 2 D 0 1 1 5 0 1 0 1010 Ε D В F 1 0 0 ١ 0 1 0010 E D В 0 0 0 F 1. 0 0011 E D В 0 1 1 F 1 1 0110 1 D В 1 1 F Ε 0 E D В 1 0 0 0 F 0000

P+T = 5+C=0101+1100 QOR=F+5=1111@0101 P= Not(oill) =1000 PAT= 1101 A 6010 QVR=0010 VHOI=HH P+T = 1111+1011=1010 P-R=111+25(1101) QOR=111001101 SHLT = SHL 10 (1 20110 P+1=14+1

(b) What will be the select inputs to perform the following operations? **S**0 51 S2 54 **S3** Z = T + 1

[5] Not possible

CLO# 5: Design and demonstrate synchronous/ asynchronous

Design and implement an Arithmetic Logic Unit (ALU) based on the provided truth table, which governs the operation of two 4-bit numbers (A and B) along with inputs X, Y, Z and E. Upon toggling switch Equals (E), ensure that the resultant computation is loaded in a 4-bit register and the Extra output should also be displayed as a Carry Flag (CF). You are provided with D Flip flops, Full Adders, one Quad 4x1 Multiplexer and Not Gates Only. Use optimum quantities of the above.

				[10]
Х	Υ	Z	Output	Microoperation
0	0	0	D=A+B	Add
0	0	1	D=A+B+1	Add with carry
0	1	0	D=A+B	Subtract with borrow
0	1	1	D=A+B'+1	Subtract
1	0	0	D=A	Transfer A
1	0	1	D=A+1	Increment A
1	1	0	D=A-1	Decrement A
1	1	1	D=A	Transfer A


Spring 2024

 $Z = Q \oplus T$

Department of Computer Science

Page 3 of 4






National University of Computer and Emerging Sciences Lahore Campus



[10]



Analyze the given circuit and fill-in the state table.

X	Υ	Q(t)	Q(t+1)	F
0	0	0	0	٥
0	0	1		
0	1	0	1	1
0	1	1	1	0
1	0	0	O	
1	0	1	0	0
1	1	0	٥	0
1	1	1	١	1

Q 6

[10+10] - 70

Q6(a)

(a) Design a state diagram only that accepts binary input, one bit at a time. The output should be 1 for any sequence where the decimal equivalent of the binary numbers inputted so far is divisible by 3. Otherwise, the output should be 0. For instance, given the input sequence '10101110', the outputs should be '00001011', indicating that the sequences '10101', '1010111', and '10101116' convert to decimal numbers 21, 87, and 174, respectively, each of which is divisible by 3.

(b) For the state diagram given fill the following utilizing JK Flip Flops (we don't care about un-used states)

A _t	Bt	χ	Atri	Bettl	JA	KA	J_B	KB	0
0	0	0	0	1	0	×	1	X	0 1
0	0	1	ı	0	1	×	0	X	
0	1	0	0	1	0	X	X	0	00 01 10
0	-	1	١	0	1	Χ	X	1	1
1	0	0	0	0	Χ	1	0	X	
1	0	1	0	1	X	1	1	X	Equations:
									$J_A = x$ $K_A = 1$ $J_B = (A + \oplus x)'$ $K_B = x$
									$\nabla \beta = (1 \times 10^{-4})$ $K_{\beta} = \chi$