

SEQUENTIAL LOGIC

SYNCHRONOUS SEQUENTIAL CIRCUITS ASYNCHRONOUS SEQUENTIAL CIRCUITS LATCHES(SR AND S'R' LATCH) CONTROLLED LATCHES D-LATCH

DIGITAL LOGIC DESIGN


Iqra Chaudhary (Lecturer CS dept. NUML)

The story so far ...


- ★ Logical operations which respond to <u>combinations</u> of inputs to produce an output.
 - Call these <u>combinational logic</u> circuits.
- **For example, can add two numbers. But:**
 - No way of adding two numbers, then adding a third (a <u>sequential</u> operation);
 - No way of remembering or storing information after inputs have been removed.
- To handle this, we need <u>sequential logic</u> capable of storing intermediate (and final) results.

Sequential Circuits

***** Asynchronous




***** Synchronous



Latches (using Nor gate)






Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0


$S R Q_0$	Q	Q '
0 0 0	0	1
─ ─/		


Initial Value

 $Q = Q_0$





Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0






Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0






Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0



Latches (Repeat)




Previously stored value		Cui	rrent v	alue
	$S R Q_0$	Q	Q '	
	0 0 0	0	1] Ն ₀₋₀
	0 0 1	1	0	
	0 1 0	0	1	Q = 0
	0 1 1			
,				

Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0

Latches (Repeat)


★ SR Latch



Previously		Cur	rent v	alue
store	ed value			
	$S R Q_0$	Q	Q '	
	0 0 0	0	1	120-0
	0 0 1	1	0	
	0 1 0	0	1	
	0 1 1			
,				


Inp	ut	Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0

Latches (Repeat)




Previously		Cur	rent v	alue
Store	ed value			
	$S R Q_0$	Q	Q '	
	0 0 0	0	1	λ_{0-0}
	0 0 1	1	0	
	0 1 0	0	1	Q = 0
	0 1 1	0	1	
,				

Inpi	ut	Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0





$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		viously d value	Cur	rent v	alue
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$S R Q_0$	0	Q' 1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
1 0 0 1 0 Q = 1			1 0 0		$\begin{cases} Q = Q_0 \\ Q = 0 \end{cases}$
	-	1 0 0	1	0	Q = 1

Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0





Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0






Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0






Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0




★ SR Latch



S R	Q
0 0	Q_0
0 1	0
1 0	1
1 1	<i>Q</i> = <i>Q</i> '=0


No change
Reset
Set
Invalid/undefine
state/forbidden state



S R	Q
0 0	<i>Q</i> = <i>Q</i> '=1
0 1	1
1 0	0
1 1	Q_0


Invalid
Set
Reset
No change

★ SR Latch



S R	Q
0 0	Q_0
0 1	0
1 0	1
1 1	<i>Q</i> = <i>Q</i> '=0


No change Reset Set Invalid




S'R'	Q
0 0	<i>Q</i> = <i>Q</i> '=1
0 1	1
1 0	0
1 1	Q_0

Invalid
Set
Reset
No change

★ SR Latch with Control Input





CSR	Q
0 x x	Q_0
1 0 0	Q_0
1 0 1	0
1 1 0	1
1 1 1	Q=Q


No change

No change


Reset


Set


Invalid




★ SR Latch with Control Input










★ SR Latch with Control Input



CSR	Q
0 x x	Q_0
1 0 0	Q_0
1 1 0	1
1 1 1	Q=Q
1 0 1	0

No change No change


Set

Invalid/Forbidden state

Reset


Igra chaudhary(Lecturer CS dept. NUML)

$\star D$ Latch (D = Data)



C D	Q
0 x	Q_0
1 0	0
1 1	1

Timing Diagram




No change

Reset

Set


$\star D$ Latch (D = Data)



CD	Q
0 x	Q_0
1 0	0
1 1	1

No change Reset Set

Timing Diagram



Thanks