Experiment#5

Title: -

Introduction to Verilog and implementation of Basic Logic gates using Verilog

Objective: -

- To get familiar with Verilog
- O To get familiar with SynaptiCAD verilogger software
- To implement basic logic Gates

Tools required: -

SynaptiCAD verilogger Software

Theory: -

What is Verilog and why we use it?

Verilog is a HDL (Hardware Description Language). It is used to model and simulate digital electronic circuits. Once a design is simulated, tested and ready for 'tape-out' to the fab, it can be synthesized to produce gate level designs that are then translated to physical design. In some ways, you can think of Verilog HDL as the code that represents the highest level abstraction of electronic circuits. Verilog is a hardware description language. It is different from general purpose programming languages in that it is specifically used to model hardware. So in Verilog you have the ability to specify registers, wires, gates, clock, etc. It is very useful when you have hardware specs on paper, and you want to simulate and test it first before synthesizing the circuit, thus saving time and money. The language is also pretty simple, only requires knowledge of digital logic, and it has syntax similar to C. The "Veri" part of the name is short for verification, and Verilog was designed for simulating digital hardware to verify that it operated correctly prior to fabrication. Some of the language constructs pertain to board-level logic (e.g. tristate buses), but it is mostly known as a digital IC modeling language. It was the "sign off" simulation language for chip design for many years, and still is in some quarters. System Verilog is a pure extension of Verilog, but has not appreciably improved the sign-off level capabilities of the language, it mostly added test-bench level constructs (that could have been done in C/C++ or other OO languages), and sequenced assertions which help with verification.


SynaptiCAD Verilogger:

VeriLogger, by SynaptiCAD is a complete design and verification environment for ASIC and FPGA designers. It contains a new type of Verilog simulation environment that combines all the features of a traditional Verilog simulator with the most powerful graphical test vector generator on the planet. Model testing is so fast in VeriLogger Pro that you can perform true bottom-up testing of every model in your design, a critical step often skipped in the race to market. Test vectors can be imported or exported from HP logic analyzers, pattern generators, and 3rd party VHDL, Verilog, and SPICE simulators for reuse. Simulation features include waveform viewing, optimized gate-level simulation, single-step debugging, point-and-click breakpoints, hierarchical browser for project management, and batch execution.

VeriLogger Screen Shot

Take a look at everything available to you in the VeriLogger Program:

Lab-05 Prepared by: Faiq Ahmad Khan NUML



Simulation Button Bar

The simulation bar allows you to control the simulation mode, run/resume your simulations, restart a project, change the interactive scope for console commands, or expand to local scope.

- **Simulation Mode** switches between normal debug/run mode, and a unique auto-run that restarts the simulation after graphical changes to the waveform.
- Run/Resume continues the simulation from the current time.
- Single Step and Step Into trace calls continues the simulation for one line of code.
- **Restart** stops the current simulation, and restarts at time zero.
- **Scoping Buttons** changes scope for console level commands.
- Goto Button opens an editor at the last line of code executed.
- Stop stops a Verilog simulation.
- Build runs the Verilog compiler and creates the Verilog tree, but does not start a simulation.






Diagram Window

Color coded waveforms help you distinguish between graphical test bench waveforms and simulated result waveforms. Left clicking in the time line, displays a marker showing the exact waveform value at a particular time. Right clicking on a signal name will take you to where the signal is declared in the Verilog source code.



Report Window

The Report window manages your different log files, breakpoints, error files, and source code files for the Verilog simulator project. Each tab can also be opened in a different window if code needs to be viewed side-by-side.



The **Report window** manages the different log files, all breakpoints, an easy-to-read error file, and the automatically generated test bench file. Use the tabs at the bottom to view the different files.


Project window

Whether you are working on a single project, or many at a time, with the project window, you will be able to easily manage and keep track of as many Verilog files as you need. Once the Project is built by the Verilog compiler, the Project will display a tree of the design.

The Project Tree control is used to investigate the hierarchical structure of the Verilog components, view source code,

all user-generated messages from \$display tasks and traces are sent to this file.






Editor window


The editor window offers extremely useful features to ensure that you get the most out of your Verilog simulation and debug experience. You have the ability to watch multiple signals, ports, or components. You can also hover over variable names to see their value, and move quickly between the tree and the editors to locate definitions.

Use the Text Slide In command



Status Bar

The status bar on the VeriLogger is easy to access, and will ensure that you always know what state your Verilog simulation is in.



Task:

- 1. Implementation of Basic Logic Gates(i.e. AND, OR, XOR) Using Verilog
 - a. Draw the circuit diagram
 - b. Paste the code or screenshot of the code
 - c. Paste the screenshot of timing diagram