E EXPERIMENT
X NO:12
P

DESIGN AND IMPLEMENTATION OF ENCODER AND
E DECODER

Objective:-

To design and implement encoder and decoder using Verilog

Tool required-:

• SynaptiCAD Verilogger

THEORY:


ENCODER:

An encoder is a digital circuit that performs inverse operation of a decoder. An encoder has 2ⁿ input lines and n output lines. In encoder the output lines generates the binary code corresponding to the input value. In octal to binary encoder it has eight inputs, one for each octal digit and three output that generate the corresponding binary code. In encoder it is assumed that only one input has a value of one at any given time otherwise the circuit is meaningless. It has an ambiguila that when all

inputs are zero the outputs are zero. The zero outputs can also be generated when D0 = 1.

4 to 2 Encoder

Let 4 to 2 Encoder has four inputs Y_3 , Y_2 , Y_1 & Y_0 and two outputs A_1 & A_0 . The **block diagram** of 4 to 2 Encoder is shown in the following figure.




At any time, only one of these 4 inputs can be '1' in order to get the respective binary code at the output. The **Truth table** of 4 to 2 encoder is shown below.

	Inp	Outputs			
Y ₃	Y ₂	Y ₁	Yo	A 1	Ao
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

From Truth table, we can write the **Boolean functions** for each output as

We can implement the above two Boolean functions by using two input OR gates. The **circuit diagram** of 4 to 2 encoder is shown in the following figure.




The above circuit diagram contains two OR gates. These OR gates encode the four inputs with two bits

DECODER:

A decoder is a multiple input multiple output logic circuits which converts coded input into coded output where input and output codes are different. The input code generally has fewer bits than the output code. Each input code word produces a different output code word i.e. there is one to one mapping can be expressed in truth table. In the block diagram of decoder circuit the encoded information is present as n input producing 2^n possible outputs. 2^n output values are from 0 through out $2^n - 1$.

LOGIC DIAGRAM FOR DECODER: TRUTH TABLE:



INPUT			OUTPUT				
E	A	В	D0	D1	D2	D3	
1	0	0	1	1	1	1	
0	0	0	0	1	1	1	
0	0	1	1	0	1	1	
0	1	0	1	1	0	1	
0	1	1	1	1	1	0	

TASK:

Implement 4 to 2 encoder using Verilog,

1. Attach the screenshot of code and Time diagram