



**COMBINATIONAL LOGIC  
HALF ADDER  
FULL ADDER  
RIPPLE CARRY ADDER  
CARRY LOOKAHEAD ADDER  
BINARY SUBTRACTOR  
BINARY ADDER AND SUBTRACTOR**

**DIGITAL LOGIC DESIGN**


**Iqra Chaudhary (Lecturer CS dept. [NUML](#))**

# Binary Adder

## ★ Half Adder

- Adding two single-bit binary values  $X$ ,  $Y$  produces a sum  $S$  bit and a carry out  $C$ -out bit.

$$\begin{array}{r} x \\ + y \\ \hline C \quad S \end{array}$$



- Adds **1-bit plus 1-bit**
- Produces **Sum** and **Carry**
- This operation is called half addition and it is called a **half adder**



# Implement half Adder

- « **Step 1:** Number of input=2 and Number of output=2
- « **Step 2:** Drive the truth table
- « **Step 3:** Obtain the equation from the truth table and simplify it


$$S = x'y + xy' = x \oplus y$$

$$C = xy$$

$x$	$y$	$C$	$S$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




- « **Step 4:** Draw the circuit diagram from simplified expression



# Binary Adder

## ★ Full Adder

- Adds **1-bit** plus **1-bit** plus **1-bit**
- Produces **Sum** and **Carry**



$$\begin{array}{r} x \\ + y \\ + z \\ \hline C \quad S \end{array}$$

# Implement Full adder

- « **Step 1:** Number of input=3 and Number of output=2
- « **Step 2:** Drive the truth table
- « **Step 3:** Obtain the equation from the truth table and simplify it

$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$

			y	
	0	1	0	1
x	1	0	1	0
			z	

$$C = x'yz + xy'z + xyz' + xyz$$

			y	
	0	0	1	0
x	0	1	1	1
			z	

$$C = xy + xz + yz$$


$$C = x'yz + xy'z + xyz' + xyz = z(x'y + xy') + xy(z + z') = z(x \oplus y) + xy$$

x	y	z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**Step 4:** Draw the circuit diagram from simplified expression


# Implement Full adder

## ★ Circuit diagram:



$$S = xy'z' + x'yz' + x'y'z + xyz = x \oplus y \oplus z$$



$$C = xy + xz + yz = z(x \oplus y) + xy$$



Multiple-variable exclusive-OR operation is defined as an *odd function*.

# Implement Full adder

## ★ Full Adder by using two half adders



# Binary Adder

## Ripple carry adder/Carry propagate adder


$$\begin{array}{rcccc}
 & C_3 & C_2 & C_1 & \\
 + & X_3 & X_2 & X_1 & X_0 \\
 + & Y_3 & Y_2 & Y_1 & Y_0 \\
 \hline
 Cy & S_3 & S_2 & S_1 & S_0
 \end{array}$$

Example: let  $x=1011$  and  $y=0011$

Subscript i:	3	2	1	0	
Input carry	0	1	1	0	$x \ C_i$
Augend	1	0	1	1	$y \ A_i$
Addend	0	0	1	1	$B_i$
Sum	1	1	1	0	$S_i$
Output carry	0	0	1	1	$C_{i+1}$




# Ripple carry adder/Carry propagate adder



# Binary Adder

## Ripple carry adder/Carry propagate adder

★ We can also combine 2 or more CPA



# Binary Adder


## Ripple carry adder/Carry propagate adder

- This kind of adder is also called ripple carry adder, since each carry bit "ripples" to the next full adder.
- Note that the first (and only the first) full adder may be replaced by a half adder.
- The layout of a ripple carry adder is simple.
- However, the ripple carry adder is relatively slow, since each full adder must wait for the carry bit to be calculated from the previous full adder.
- The **gate delay** can easily be calculated by inspection of the full adder circuit. Following the path from  $C_{in}$  to  $C_{out}$  shows 2 gates per full adder that must be passed through.


# Ripple carry adder/Carry propagate adder

## ★ Carry propagation delay time

- The critical path counts (the worst case)
- $(A_1, B_1, C_1) \rightarrow C_2 \rightarrow C_3 \rightarrow C_4 \rightarrow (C_5, S_4)$
- When 4-bits full-adder  $\rightarrow$  8 gate levels ( $n$ -bits:  $2n$  gate levels)



# ★ Carry propagation delay time



When 3-bits full-adder  $\rightarrow$  6 gate levels ( $n$ -bits:  $2n$  gate levels)

# Parallel Adders

## ★ Reduce the carry propagation delay


1. Employ faster gates
2. Look-ahead carry (more complex mechanism, yet faster)

## ★ We will convert the given ripple carry adder into carry lookahead adder by simultaneously generating carries

# Binary Subtractor


## ★ Subtraction using 2's complements

$$\begin{aligned}x - y &= x + (-y) = x + (y \text{ 2's comp}) \\ &= x + (y \text{ 1's comp}) + 1\end{aligned}$$




# Binary Subtractor

★ Circuit/logic diagram:



★ Block diagram:






# Binary Adder/Subtractor

## ★ $M$ : Control Signal (Mode)

- $M=0 \Rightarrow F = x + y$
- $M=1 \Rightarrow F = x - y$



## ★ Use xor gate


- $y \oplus 0 = y \Rightarrow F = x + y$
- $y \oplus 1 = y' \Rightarrow F = x - y = x + y' + 1$

# Overflow


- ★ If we start with two  $n$ -bit numbers and we end up with a number that is  $n+1$  bits, we say an overflow has occurred.
- Two cases of overflow for addition of signed numbers
  - Two large positive numbers overflow into sign bit
    - Not enough room for result
  - Two large negative numbers added
    - Same – not enough bits

# Overflow

## ★ Unsigned Binary Numbers



## ★ Signed binary numbers/2's Complement Numbers



## Examples

Two signed numbers +70 and +80 are stored in 8-bit registers.

The range of binary numbers, expressed in decimal, that each register can accommodate is from **+127 to -128**.

Since the sum of the two stored numbers is 150, it exceeds the capacity of an 8-bit register.

The same applies for -70 and -80.

# Overflow Detection

Carries :	01 000000		10110000
+70	0 1000110	-70	1 0111010
+80	0 1010000	-80	1 0110000
<u>  </u>	<u>      </u>	<u>  </u>	<u>      </u>
+150	1 0010110	-150	0 1101010

The addition of +70 and +80 resulted in a negative number!

An overflow condition can be detected by observing the carry into the sign bit position and the carry out of the sign bit position.

If these two carries are not equal an overflow has occurred.