

Experiment#8

Title: - DESIGN OF ADDER AND SUBTRACTOR using Verilog

Objective:-

To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the truth table using Verilog.

Tool required:-

- SynaptiCAD Verilogger

THEORY:-

HALF ADDER:-

A half adder has two inputs for the two bits to be added and two outputs one from the sum ' S ' and other from the carry ' c ' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.

FULL ADDER:

A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.

HALF SUBTRACTOR:

The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.


FULL SUBTRACTOR:

The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtractor

.The first half subtractor will be C and A B. The output will be difference output of full subtractor. The expression AB assembles the borrow output of the half subtractor and the second term is the inverted difference output of first X-OR.

LOGIC DIAGRAM:

HALF ADDER



TRUTH TABLE:

A	B	CARRY	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

K-Map for SUM:

A \ B	00	01
	00	01
00		1
01	1	

$$\text{SUM} = A'B + AB'$$

K-Map for CARRY:


A \ B	00	01
	00	01
00		
01		1

$$\text{CARRY} = AB$$

LOGIC DIAGRAM:

FULL ADDER

FULL ADDER USING TWO HALF ADDER



TRUTH TABLE:

A	B	C	CARRY	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

K-Map for SUM:

A \ BC				
	00	01	11	10
0		1		1
1	1		1	

$$\text{SUM} = A'B'C + A'BC' + ABC' + ABC$$


K-Map for CARRY:

A \ BC				
	00	01	11	10
0			1	
1		1	1	1

$$\text{CARRY} = AB + BC + AC \text{ LOGIC}$$

DIAGRAM:

HALF SUBTRACTOR



TRUTH TABLE:

A	B	BORROW	DIFFERENCE
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

K-Map for DIFFERENCE:

A \ B	00	01
00		1
01	1	

$$\text{DIFFERENCE} = A'B + AB'$$

K-Map for BORROW:

		B	
		00	01
A	00		1
	01		

$$\text{BORROW} = A'B$$

TASK:

1. Implement Full adder using two Half adders and Half Subtractor using Verilog
 - a. Draw the circuit diagram with the labels used in Verilog
 - b. Paste the Screenshot of the verilog code
 - c. Paste the Screenshot of the time diagram