

EXPERIMENTT NO: 10

Title: - DESIGN AND IMPLEMENTATION OF
BCD TO EXCESS-3 CODE
CONVERTER

Objective:-

To design and implement 4-bit

- (i) BCD to excess-3 code converter
- (ii) Excess-3 to BCD code converter

Tool required:-


- SynaptiCAD Verilogger

THEORY:

A code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code to Excess-3 code, the input lines must supply the bit combination of elements as specified by code and the output lines generate the corresponding bit combination of code. Each one of the four maps represents one of the four outputs of the circuit as a function of the four input variables.

A two-level logic diagram may be obtained directly from the Boolean expressions derived by the maps. These are various other possibilities for a logic diagram that implements this circuit. Now the OR gate whose output is $C+D$ has been used to implement partially each of three outputs.

LOGIC DIAGRAM:



BCD TO EXCESS-3 CONVERTOR

K-Map for E_3 :

		B1B0			
		00	01	11	10
B3B2	00				
	01		1	1	1
	11	x	x	x	x
	10	1	1	x	x

$$E3 = B3 + B2 (B0 + B1)$$

K-Map for E_2 :

		B1B0			
		00	01	11	10
B3B2	00		1	1	1
	01	1			
	11	x	x	x	x
	10		1	x	x

$$E2 = B2 \oplus (B1 + B0)$$

K-Map for E₁:

		B1B0			
		00	01	11	10
B3B2	00	1		1	
	01	1		1	
	11	x	x	x	x
	10	1		x	x

$$E1 = B1 \oplus B0$$

K-Map for E_0 :

		B1B0			
		00	01	11	10
B3B2	00	1			1
	01	1			1
	11	x	x	x	x
	10	1		x	x

$$E_0 = \overline{B_0}$$


TRUTH TABLE:

BCD input				Excess – 3 output			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x

1	1	1	1	x	x	x	x
---	---	---	---	---	---	---	---

LOGIC DIAGRAM:

EXCESS-3 TO BCD CONVERTOR



K-Map for A:

X1 X2 \ X3 X4					
		00	01	11	10
00		X	X	0	X
01		0	0	0	0
11		1	X	X	X
10		0	0	1	0

$$A = X_1 X_2 + X_3 X_4 X$$

K-Map for B:

		X ₃ X ₄			
		00	01	11	10
X ₁ X ₂	00	X	X	0	X
	01	0	0	1	0
	11	0	X	X	X
	10	1	1	0	1

$$B = X_2 \oplus (\overline{X_3} + \overline{X_4})$$

K-Map for C:

		X3 X4			
		00	01	11	10
X1 X2	00	X	X	0	X
	01	0	1	X	1
	11	0	X	X	X
	10	X	1	0	1

$$C = X3 \oplus X4$$

K-Map for D:

X1 X2 \ X3 X4					
		00	01	11	10
00	X	X	0	X	
01	1	0	0	1	
11	1	X	X	X	
10	1	0	0	1	

$$D = \overline{X_4}$$

TRUTH TABLE:

Excess – 3 Input	BCD Output
------------------	------------

B3	B2	B1	B0	G3	G2	G1	G0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	0	1
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	1
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	1

TASK:

1. Implement BCD to Excess-3 code Converter using Verilog
 - a. Draw the diagram with the labels used in Verilog
 - b. Paste the Screenshot of the code
 - c. Paste the screenshot of the time diagram