


thigh in tramiston gate and the tramiston become on and evocant conducts. Hence the output (f2) is low. now trum the voltage table we get a truth dable of NAND Gate there A & B are our imput and f2 is our output.


Truth table:

The Same		•	
A	B	t tu	
0	0	1	
0	7	1	
1	0	1	
1	1	0	

fig: Truth table for NAND Geate.

910 cas 34 09 43





=> when A and B both one low then those

no covered is flowed by fi.

Honee the transistore imput is low and it become off and the output to become Aigh.

=> when either A on B on both A and B one high then the diode on diodes one forecome -d bised respectively. Then I the transiston get high & input and it become on and ownerst conducts. Hence the output fe is loc

Truth table:

A	1 8	f2
0	0	1
0	7	0
1	1.0	D
1	1	0

fig: Trenth table for NOR Gode.