Basic Logic Gates Workshop

Lab 02

Table of contents

01

Theory

Definition of basic gates, mathematical expression, Diagram, truth table

03

FPGA Porting

Writing Constraint File

02

Code

Writing Verilog code and Testbench

04

Exercise

Tasks For Exercise

01 Basics Of DLD

Theory of Basics gates In DLD

NOT Gate:


Definition:

The inverter performs basic logic gate operations called inversion. The purpose of an inverter is to change one logic level to the opposite level. When the high level is applied to the top of an inverter, the low level will appear at the output and vice versa.

Mathematical Expression:

$$B = \sim A$$

Diagram:



Inputs	Outputs
A	В
0	1
1	0

AND Gate:


Definition:

The AND gate performs logical multiplication. The operation of the AND gate is such that the output is high only when all inputs are high and the output is low when any of the input is low.

Mathematical Expression:

$$C = A&B$$

Diagram:



Inp	uts	Outputs
A	В	C
0	0	0
0	1	0
1	0	0
1	1	1

OR Gate:


Definition:

The OR gate performs logical addition. The operation of the OR gate is such that the output is high only when one of its input is high and the output is low when both of its inputs are low.

Mathematical Expression:

$$C = A|B$$

Diagram:



Inp	uts	Outputs
A	В	C
0	0	1
0	1	1
1	0	1
1	1	0

NAND Gate:


Definition:

The term NAND gate is derived from the AND gate. The operation of the NAND gate is such that the output is low only when all inputs are high and the output is high when any of the inputs are low.

Mathematical Expression:

$$C = \sim (A \& B)$$

Diagram:



Inp	uts	Outputs
A	В	C
0	0	1
0	1	1
1	0	1
1	1	0

NOR Gate:


Definition:

The term NOR gate is derived from the OR gate. The operation of the NOR gate is such that the output is high only when all inputs are low and the output is low when any of the inputs are high.

Mathematical Expression:

$$C = \sim (A|B)$$

Diagram:



Inp	uts	Outputs
A	В	C
0	0	0
0	1	0
1	0	0
1	1	1

XOR Gate:


Definition:

The output of the XOR gate is high only when the inputs are at the opposite level.

Mathematical Expression:

$$C = A^B$$

Diagram:



Inp	uts	Outputs
A	В	C
0	0	0
0	1	1
1	0	1
1	1	0

XNOR Gate:

Definition:

The output of the XNOR gate is high only when the inputs are at the same level.

Mathematical Expression:

$$C = \sim (A^B)$$

Diagram:



Inp	uts	Outputs
A	В	C
0	0	1
0	1	0
1	0	0
1	1	1

02

Verilog Coding

Implement Coding Of Gates with testbench.

Source Code Of NOT Gate

```
module top (
   input wire clk,
   input wire A,
   output wire led
   reg NOT;
   always @ (posedge clk) begin
       if (A) begin
           NOT \leq 0;
       end
       else begin
           NOT <= 1;
       end
   end
   assign led = NOT; // Connect NOT to the LED
endmodule
```

TestBench Code Of *NOT* Gate

```
module test;
                                                   initial begin
                                                          // vcd dump
                                                          $dumpfile("not.vcd");
   reg clk;
                                                          $dumpvars(0);
   reg A;
   wire led;
                                                          // Initialize inputs
                                                          clk = 0;
   // Instantiate the module to be tested
                                                          A = 0;
                                                          // Simulate for some clock cycles
   top top i (
                                                          #10;
       .clk(clk),
                                                          A = 1;
       A(A)
                                                          #10;
       .led(led)
                                                          A = 0;
                                                          #10;
   );
                                                          $finish;
   // Clock generation
                                                      end
   always #5 c1k = \sim c1k;
                                                   endmodule
```

Source Code Of AND Gate

```
module top (
   input wire clk,
   input wire A,
   input wire B, // Input B for AND gate
   output wire led
);
   reg AND;
   always @(posedge clk) begin
       if (A & B) begin
           AND <= 1; // Set AND gate output to 1 if A and B are both 1
       end
       else begin
           AND <= 0; // Set AND gate output to 0 otherwise
       end
   end
   assign led = AND; // Connect AND gate output to the LED
endmodule
```

TestBench Code Of AND Gate

```
module test;
                                             initial begin
                                                    // vcd dump
  reg clk;
                                                    $dumpfile("not.vcd");
  req A;
                                                    $dumpvars(0);
                                                    // Initialize inputs
  wire led;
                                                    clk = 0;
   // Instantiate the module to be tested
                                                    A = 0;
   top top_i (
       .clk(clk),
                                                    // Simulate for some clock cycles
       .A(A),
                                                    #10;
       .led(led)
                                                    A = 1;
   );
                                                    #10;
                                                    A = 0;
   // Clock generation
                                                    #10;
   always #5 clk = ~clk;
                                                    $finish;
                                                end
                                             endmodule
```


03 FPGA Porting.

Writing Constraint file.

FPGA Porting.

Constraint file:


not.cst



FPGA Porting

Constraint file:

And.cst



04

Exercise.

Exercise Task.

Tasks

- a. Implement OR gates in verilog.
- b. Implement NAND and NOR gates in verilog.
- c. Implement XOR and XNOR gates in verilog.

Testimonial

Author:

Abdul Muheet Ghani, Research Assistant at MERL-UITU.

<u>Under The Supervision Of:</u>

<u>Dr.Ali Ahmed</u>: Team Lead MERL. Sajjad Ahmed: Research Associate.

Thanks: Lushay Lab, Slidesgo.

Future Work

This is version 1.0 of our course. We will continue this training and very soon release further versions. For any questions or to stay connected with us

Github: Abdul Muheet Ghani.

Gmail: Dr.Ali Ahmed. Sajjad Ahmed. Abdul Muheet Ghani.