

# Department of Computer Science and Engineering Experiment No-01

**Course Title : Digital Logic Design** 

**Course Code: CSE345** 

**Instructor Name: Nishat Tasnim** 

# Group No:03

Student ID	Full Name
2022-3-60-221	Fahim Ahmed Sifat
2022-3-60-064	Md. Aseer Hamim Mahi
2023-1-60-121	Mirza MD Asif Iqbal
2022-2-60-133	Abdul Wadud

Date of Submission: 01/03/2025

#### **Experiment Name:-**

Schematic and Structural Verilog Simulation of Combinational Logic Circuits

#### **Objectives:-**

- To Learn schematic simulation of combinational logic circuits using Quartas II software
- To learn structural Verilog simulation of combinational logic circuits using Quartas II software

# **Schematic Diagram:-**

The Schematic diagram represents the combinational logic circuit which described in the following Figure-01




Figure-01: Combinational Circuit

The design includes the following components:

- AND gates to compute partial products of the Boolean equation.
- OR gate to combine the outputs of the AND gates.
- NOT gates for input inversion.

The design was created in Quartas II software. The design of the given circuit in Quartas II software-




Figure-02: Combinational Circuit Design in Quartas II app.

## **Result:-**

The simulation verified the functionality of the combinational logic circuit. The Output S was consists with the following truth table.

A	В	S
0	0	0
0	1	1
1	0	1
1	1	0

The boolean expression of the following truth table is S = A'B + AB'.

Both schematic and Verilog simulations matched these expected results, validating the design.

### **Response:-**

The simulation response was accurate. Both input signals A and B demonstrated the expected behavior when passed through the gates, producing the correct output S. The waveform of the simulation confirmed consistency with the truth table and Boolean equation, proving the circuit's functionality.

The simulation waveform of this combinational circuit is given below:

#### **Input:** Master Time Bar: 16.008 ns ◆ ▶ Pointer: 11.55 ns Interval: -4.46 ns 10.0 ns 20.0 ns 30.0 ns Name 16.008 ns Α0 В A 1

Figure-03: Giving input in the simulation.




Figure-04: Output of the simulation.

#### **Verilog Code:-**

We also used Verilog code in Quartas II software for simulating the given circuit. Here is the Verilog code-

Figure-05: Verilog Code.

It also worked on the simulation.

#### **Discussion:**-

This lab experiment aimed to provide practical experience in designing and simulating combinational logic circuits using schematic in Quartus II. The procedure involved:

- 1. Constructing the schematic circuit using basic logic gates.
- 2. Verifying the results of both methods against the truth table and Boolean equation.
- 3. Verifying verilog code for simulating the circuit.

The experiment successfully demonstrated the equivalence of schematic approaches for digital circuit simulation, enhancing understanding of logic design principles.

# Discussion

- Explain observations and compare expected vs. actual results.
- Discuss possible reasons for discrepancies.
- Mention any difficulties faced and how they were overcome.