Lab Report No 6

Digital Logic Design



Submitted By:

Abdul Ahad

22-CS-071

Muhammad Afzal

22-CS-035

Muhammad Zain Ali

22-CS-015

Faisal Khan

22-CS-039

Bilal Asghar

22-CS-107

Submitted to:


Engr. Bushra Fiaz

Dated:


Week 01

Department of Computer Science,
HITEC University, Taxila


AND Gate from NAND Gate:




NOT Gate from NAND Gate:




OR Gate from NAND Gate:



XOR Gate from NAND Gate:



Boolean expression AB + CD using NOR gate only :



The results (Screenshot)

0 0 0 0 0 0 0	0 0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	0 0 0 1 0 0 0 1 0
1 1 1	0 0 0	0 1 1 0	1 0 1 0	0 0 1
1 1 1	1 1 1	0 1 1	1 0 1	1 1 1 1