

Lab Report No 6

Digital Logic Design



Submitted By:

Abdul Ahad

22-CS-071

Muhammad Afzal

22-CS-035

Muhammad Zain Ali

22-CS-015

Faisal Khan

22-CS-039

Bilal Asghar

22-CS-107

Submitted to:

Engr. Bushra Fiaz


Dated:

Week 01

**Department of Computer Science,
HITEC University, Taxila**

AND Gate from NAND Gate:

The code




The results (Screenshot)

A	B	x
0	0	0
0	1	0
1	0	0
1	1	1

NOT Gate from NAND Gate:

The code




The results (Screenshot)

A	x
0	1
1	0

OR Gate from NAND Gate:

The code




The results (Screenshot)

A	B	x
0	0	0
0	1	1
1	0	1
1	1	1

XOR Gate from NAND Gate:

The code




The results (Screenshot)

A	B	x
0	0	0
0	1	1
1	0	1
1	1	0

Boolean expression $AB + CD$ using NOR gate only :

The code



The results (Screenshot)

A	B	C	D	ABorCD
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1