

Firmware Architecture & Data Flow

This document visualizes the hard real-time architecture of the PAROL6 Teensy 4.1 firmware.

1. Top-Level Module Relationships

The firmware is designed around a strict separation of concerns, decoupling the asynchronous ROS 2 communication from the highly deterministic 1 kHz control mathematics.

System Diagram



Module Responsibilities

Sub-System	Thread Context	Responsibilities	Constraints
SerialTransport	Main Loop / BG	UART <SEQ...> Parsing, Feedback emitting	Non-blocking bytes processing
RX Queue	Cross-Thread	Holding validated generic RosCommand structs	Lock-free array
SafetySupervisor	Main Loop / ISR	E-Stops, runaway limits, watchdog timeouts	Only blocks outputs, never math
AlphaBetaFilter	1 kHz ISR	Predicts vel/pos from noisy raw angles and unwraps M_PI bounds	Must not contain divisions (/)
LinearInterpolator	Main Loop / ISR	Up-samples 25 Hz ROS commands to smooth 1 ms deltas	Must dynamically adapt to delta_t
EncoderHAL	1 kHz ISR	Extracts physical timer registers to radians	Absolute determinism required
ControlLaw	1 kHz ISR	$\text{cmd_vel_ff} + (\text{Kp} * \text{pos_error})$ clamped to MAX_VEL_CMD	Float math (FPU accelerated)

2. The 1 kHz ISR Execution Pipeline

The 1 ms tick is the heart of the system. To guarantee jitter remains \$< 50\$ µs, the execution sequence inside the `run_control_loop_isr()` function is rigidly ordered to compute all math *before* making safety decisions and applying physical outputs.

ISR Timeline

```

--- BEGIN 1ms INTERRUPT ---
TIME  | ACTION
00 µs | Read Hardware System Tick (system_tick_ms++)
02 µs | [Loop Axis 0 to 5: Math Phase]
      |   -> read_angle() from EncoderHAL
      |   -> AlphaBetaFilter::update(raw_pos) (Unwrap M_PI, Innovation step)
      |   -> Interpolator::tick_1ms() (Gets cmd_pos, cmd_vel_ff)
      |   -> Compute: pos_error = cmd_pos - estimated_pos
      |   -> Compute: cmd_vel = cmd_vel_ff + (Kp * pos_error)
      |   -> Clamp cmd_vel to safely bounded MAX_VEL_CMD
      |   -> Cache cmd_vel in local array
~15 µs | [Math Computations Conclude]
        |
16 µs  | SafetySupervisor::update(tick_ms, all_velocities)
        |   -> Checks for Runaway/Timeouts
        |
18 µs  | [Loop Axis 0 to 5: Output Phase]
        |   -> supervisor.is_safe() == true ? Apply cmd_vel : Apply 0.0f

```

```

~25 µs | return;
--- END 1ms INTERRUPT ---

```

3. Data Ownership & Thread Safety Rules

Because the system blends an asynchronous background loop (serial parsing) with a pre-emptive foreground ISR (hardware timer), data ownership is strictly enforced to prevent race conditions without relying on heavy RTOS mutexes taking down the ISR.

1. **CircularBuffer<RosCommand>**: Acts as the sole locking boundary. The **MainLoop** owns pushing. **MainLoop** temporarily calls **noInterrupts()** to pop items safely before the ISR can strike.
2. **Interpolator**: Owned by the ISR (**tick_1ms**). Setpoints (**set_target**) are injected by the **MainLoop** only during the safe periods between queue pops.
3. **AlphaBetaFilter**: Exclusively owned by the ISR. The **MainLoop** is allowed to *read* the state (for background 10 Hz telemetry) but must wrap the read in **noInterrupts()** to prevent reading a torn float if the 1ms tick interrupts the copy operation.

4. Migration Context: Previous Firmwares vs. Current Architecture

The new **parol6_firmware** completely restructures the approach taken in the previous two iterations (**realtime_servo_control** for ESP32 and **realtime_servo_teensy**). Our primary design driver was eliminating jitter and enabling advanced trajectory filtering for welding ops.

Evolution of the Control Loop

Firmware	realtime_servo_control (Legacy ESP32)	realtime_servo_teensy (Legacy Teensy)	parol6_firmware (Current) Teensy 4.1)
Execution Context	FreeRTOS Task (vTaskDelayUntil)	Hardware IntervalTimer ISR	Hardware IntervalTimer ISR
Control Rate	500 Hz	500 Hz	1 kHz (1000 Hz)
Timing Jitter	Susceptible to RTOS preemption	Very Low (< 30 µs)	Strictly Bounded (< 15 µs)
Signal Processing	None / Raw positional	None / Raw positional	AlphaBeta Observer Filter (noise rejection)
Interpolation	Basic / Host Dependent	Basic	Dynamic Linear Interpolation (Feedforward)
Data Threading	Synchronous RTOS tasks	Polled main loop elapsedMicros	Lock-Free CircularBuffer<RosCommand>
Safety Engine	Mingled with control math	Mingled with control math	Isolated State Machine (Timeouts & Clamping)

Key Takeaways: The ESP32 firmware suffered from context-switching overhead because the FreeRTOS control task competed with the WiFi/Bluetooth stacks internally, causing jitter. The legacy **realtime_servo_teensy** fixed the jitter by using a hardware ISR (500 Hz) but lacked intelligence (no filters, no rigorous interpolators). The current architecture operates at double the bandwidth (1 kHz) while cleanly decoupling the noisy serial traffic (**CircularBuffer**) from a highly mathematical, noise-rejecting (**AlphaBetaFilter**) real-time core.

5. ROS 2 Communication Strategy

Communication between the ROS 2 Host PC and the Teensy 4.1 maintains compatibility with the legacy `parol6_hardware` interface but is optimized for the deterministic architecture.

- **Protocol:** ASCII over UART (115200 Baud) or USB CDC.
- **Command Format:** `<SEQ, J1, J2, J3, J4, J5, J6, V1, V2, V3, V4, V5, V6>` emitted at ~25 Hz by `ros2_control`.
- **Feedback Format:** `<ACK, SEQ, J1, J2, J3, J4, J5, J6, V1, V2, V3, V4, V5, V6>` emitted at ~10 Hz back to ROS.
- **Decoupling:** The 25 Hz asynchronous stream from ROS is cleanly decoupled from the 1 kHz control loop via a **Lock-Free Circular Queue**.
- **Data Integrity:**
 - The `SerialTransport` parses bytes in the background `main()` loop to avoid blocking.
 - Full, validated `RosCommand` structs are pushed to the Queue.
 - Main loop safely peeks the Queue inside a momentary `noInterrupts()` block to push setpoints to the `LinearInterpolator`, ensuring the 1 kHz ISR never reads half-written floats.