

## TFE4152 Exercise 2

I

Drain current of NMOS transistor:

$$\mu_n C_{ox} = 92 \mu A/V^2$$

$$\frac{W}{L} = \frac{20 \mu m}{2 \mu m}, V_{th} = 0,8V, \lambda = 95,3 \cdot 10^{-3} V^{-1}$$

a)  $V_{GS} = 1,2V$      $V_{DS} = 0,2V$

$V_{tn}$ : threshold voltage (overal spanning)

$$V_{GS} > V_{tn} \Rightarrow 1,2V > 0,8V \quad \checkmark$$

$$V_{DS} \leq V_{eff} \Rightarrow 0,2V \leq 0,4V \quad \checkmark$$

$$\left[ (V_{eff} = V_{GS} - V_{tn}) = 1,2 - 0,8 = 0,4V \right]$$

$\Rightarrow$  triode region:

$$I_D = \mu_n C_{ox} \left( \frac{W}{L} \right) \left[ (V_{GS} - V_{tn}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$I_D = \frac{92 \mu A}{V^2} \cdot 10 \left[ (0,4V) \cdot 0,2V - \frac{0,04V^2}{2} \right]$$

$$I_D = 55,2 \text{ mA}$$

b)  $V_{GS} = 1,2V$      $V_{DS} = 0,6V$

$$V_{GS} > V_{tn} \Rightarrow 1,2V > 0,8V \quad \checkmark$$

$$V_{DS} \leq V_{eff} \Rightarrow 0,6V \leq 0,4V \quad \times$$

$$V_{DS} > V_{eff} \Rightarrow 0,6V > 0,4V \quad \checkmark$$


$\Rightarrow$  Active Region

[1] b)  $I_D = \frac{1}{2} \mu_0 C_{ox} \left( \frac{W}{L} \right) (V_{GS} - V_{TH})^2 [1 + \lambda (V_{DS} - V_{TH})]$

$$I_D = \frac{1}{2} \frac{92 \mu A}{V^2} \cdot 10(0,16) \cdot [1 + 95,3 \cdot 10^{-3} V^{-1} (0,2)]$$

$I_D = 15 \mu A$  in Active Region

[2] a)



\* Red : is gate

\* Gray : doped material. the gray area is when  $n^+$  or  $p^+$  are plus the channel, also  $(n^+)$  —  $(n^+)$  or  $(p^+)$  —  $(p^+)$

The doped metal/material.

\*  $\times$  is the metal or contact mask


\* Blue/green ish are is the active region mask.

[2]



b) This is a PMOS transistor

N-well is PMOS  
P-well is NMOS


NMOS :




PMOS :



c)





A	B	Y
1	1	1
0	0	0
1	0	1
0	1	1

this is an OR-GATE

1 PMOS = ikke ledende

1 NMOS = ledende

4

1) From the plot we get the relation between:

$g_m / V_{dd}$  (y-aksis)

plot 1

$r_{ds} / V_{dd}$  (y-aksis)

plot 2

$i_d / V_{dd}$  (y-aksis)

plot 3

plot 1: We get a linear graph to  $V_{dd} \approx 0.4V$  and then it looks more constant. This means that the current will only be linear increased to a certain point where it will be constant.

From the plot we get the relationship  
Plot 4:  $r_{ds}/v_{gs}$

Plot 5:  $i_d/v_{gs}$

Plot 6:  $g_m/v_{gs}$

Plot 4: we see that the impedance  $r_{ds}$  is so large that there is no current or voltage from gate. It act like a isolator.

plot 5: there we see that that as soon as the  $r_{ds}$  decreases the current start to flow throu the transistor and it grows exponentially.

Plot 6: the  $g_m$  start increasing as  $r_{ds}$  decreases. It increases linearly but then it get more constant. this is because of the current,  $g_m$  or how much voltage we get per current.

3

$$\sigma^2(\Delta P) = \frac{(A_p)^2}{WL} + (S_p)^2 D^2$$

$$S_D = \sqrt{\sigma^2} \Rightarrow \sqrt{\frac{(A_p)^2}{WL_{\text{new}}}} = 0,25 \sqrt{\frac{(A_p)^2}{WL}}$$

$$\frac{A_p^2}{WL_{\text{new}}} = 0,25^2 \frac{A_p^2}{WL}$$

$$WL_{\text{new}} = \frac{WL}{0,25^2} = \frac{WL}{(1/4)^2} = 16 WL$$

We can see that we have made WL  
16 times larger