

EXERCISE 4

1

$A+B$ (OR) \Rightarrow transistors in parallel
 $A \cdot B$ (AND) \Rightarrow transistors in series


inverter +

$A+B$ \Rightarrow transistors in series
 $\overline{A \cdot B}$ \Rightarrow transistor in parallel


like inverter

Nmos

$$Y = [(A \cdot B + C) D]'$$




b) $Y = (A + B)CD$



A	B	C	D	Y
0	0	0	0	0
1	1	1	1	1

c) $Y = [(A + B)C + D]$



2

a)

$$\left(\frac{W}{L}\right)_{nmos} \left(\frac{\mu_n}{\mu_p}\right) = \left(\frac{W}{L}\right)_{pmos}$$

We assume that L is the same for Nmos and Pmos transistor.

$$W_{nmos} \cdot X = W_{pmos}$$

this means that Width of the Pmos has to be X times bigger than width of the Nmos

From the definition of a symmetric inverter we need $|V_{tp}| = V_{tn}$ and $\frac{B_p}{B_n} = 1$

$$\frac{B_p}{B_n} = \frac{\mu_p C_{ox} \frac{W_p}{L_p}}{\mu_n C_{ox} \frac{W_n}{L_n}} = 1$$

$$\frac{B_p}{B_n} = \frac{\frac{W_n}{L_n}}{\frac{W_p}{L_p}} = \frac{\mu_p}{\mu_n} \frac{C_{ox}}{C_{ox}}$$

$$\frac{B_p}{B_n} = \frac{W_p}{L_n} = \frac{W_p}{L_p} \cdot \frac{\mu_p}{\mu_n} \frac{C_{ox}}{C_{ox}}$$


$$a) \frac{W_n}{L_n} \cdot \frac{\mu_n C_{ox}}{\mu_p C_{ox}} = \frac{W_p}{L_p}$$

$$\frac{W_n}{L_n} \cdot k = \frac{W_p}{L_p}, \quad L_n = L_p$$

$$\underline{\underline{W_n \cdot k = W_p}}$$

$$b) \quad k = \frac{\mu_n C_{ox}}{\mu_p C_{ox}} = \frac{270 \text{ nm}}{70 \text{ nm}} = \underline{\underline{3,8571}}$$

b)



unskewed = tar hensyn
til begge
transistorerne
slik at det
er likt


$$\frac{W_p}{L_p} = 5, \quad L_p = 0,18 \mu\text{m}$$

$$W_p = 5 \cdot 0,18 \mu\text{m} = 0,9 \mu\text{m}$$

b) Midpoint V_m :

$$V_m = \frac{V_{DD} - |V_{tp}| + \sqrt{\frac{B_n}{B_p}} V_{tn}}{\left(\sqrt{\frac{B_n}{B_p}} + 1\right)}$$

$$V_m = \frac{V_{DD}}{2}$$



$K = 3.57$ in Amspice using op

c) using x_{down} function in Amspice we get that the period is:

$$T = \frac{4,678 \cdot 10^{-10}}{100} = 4,678 \cdot 10^{-12}$$


$$F = \frac{1}{T} = \frac{1}{4,678 \cdot 10^{-12}} = \underline{\underline{213,7 \text{ GHz}}}$$

d) Varying $(\frac{W}{L})$ means varying the area of the transistor, hence bigger area means more resistance which means it takes long time for the capacitor to charge up. V_{DD} affects the output resistance which means it affects the current flowing through it which means higher frequency when V_{DD} decreases.

$$n=100$$

e)

	n_{D0}	$f_T = \left(\frac{I}{n}\right)$	f
t_t	100	$4,465 \cdot 10^{-12} \text{ s}$	215 GHz
s_s	100	$5,99 \cdot 10^{-11} \text{ s}$	16,7 GHz
f_f	100	$3,758 \cdot 10^{-12} \text{ s}$	266,09 GHz



$$V_A = V_{DD} = 1,8 \text{ V}$$

$$C_x = 12 \text{ fF}$$

$$M_1 \Rightarrow L = 0,18 \mu\text{m} \quad W = 0,5 \mu\text{m}$$

a)

$$V_x = V_{in} - V_{th} \quad , \quad V_{in} = 0,9 V_{DD}$$

$$V_x = 0,9 V_{DD} - V_{th}$$

13

b) if we want the capacitor to charge up quickly. We can change the dimension of the transistor. Small area means small resistance \Rightarrow quicker charging over the capacitor. If we want to decrease the time for the charge of capacitor, we can make the width and the length of the transistor larger \Rightarrow slower charging over the capacitor.