

ITI

LAB11

Fully-Differential Folded Cascode OTA

Contents


PART 1: gm/ID Design Charts.....	3
NMOS.....	3
VA	3
W/ID	3
fT.....	4
VGS.....	4
PMOS.....	5
VA	5
W/ID	5
fT.....	6
VGS.....	6
PART 2: OTA Design.....	7
Input pair design	7
Current source design	9
Tail design.....	11
Cascode design.....	12
NMOS.....	12
PMOS.....	14
PART 3: Open-Loop OTA Simulation (Behavioral CMFB).....	15
DC OP.....	16
Input pair.....	16
Current source.....	17
Cascode	18
Tail	18
Voltage values calculations	19
Diff small signal ccs.....	20
Gain magnitude in dB	20
Gain phase.....	20
Hand analysis	21
PART 4: Open-Loop OTA Simulation (Actual CMFB).....	23

CMFB design.....	23
<i>M0 , M1, M2, M9, M12</i>	23
<i>M7</i>	23
<i>M10, M11, M6, M8, M13</i>	23
DC OP.....	27
OTA.....	27
CMFB	30
Diff small signal ccs.....	33
Diff gain in dB	33
Diff gain phase.....	33
DC gain, BW, GBW, UGF, and PM.....	33
PART 5: Closed Loop Simulation (AC and STB Analysis).....	34
DC OP.....	35
OTA.....	35
CMFB	37
Differential closed-loop response	40
Differential and CMFB loops stability (STB analysis).....	40
Loop gain overlaid	40
Loop gain phase overlaid.....	41
GBW and PM of both the DIFF and CM loops	41
PART 6: Closed Loop Simulation (Transient Analysis)	44
VINP, VINN, VOUTP, VOUTN, and VOCM	44
Settling time.....	45
Output swing.....	46


PART 1: gm/ID Design Charts

NMOS


VA




W/ID



fT




VGS




PMOS


VA




W/ID



fT



VGS



PART 2: OTA Design

DC loop gain = 60dB

DC loop gain = 1000

settling time = $\frac{4.6}{2\pi BW_{CL}}$, settling time = 100ns

$BW_{CL} = 7.32\text{MHz}$, $A_{OL} = 2000$

$$BW_{OL} = \frac{BW_{CL}}{(1 + A_{OL}\beta)}$$

$BW_{OL} = 7312\text{Hz}$, but we will take a margin of to make sure that the GBW is satisfied

$A_{OL} = 3000$

$$GBW_{OL} = A_{OL} BW_{OL}$$

$$GBW_{OL} \approx 22\text{MHz}$$

$$GBW_{OL} = \frac{g_{m_{input_pair}}}{2\pi C_L}$$

$$g_{m_{input_pair}} \approx 207\mu S$$

Input pair design

Assume $I_D = 15\mu A$, and we will use a margin for

$g_{m_{input_pair}}$ to be

$$g_{m_{input_pair}} = 240\mu S$$

We will use $L = 300\text{n}$

$$V_{DS} = 1.25\text{V}$$

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

▸ LUT Settings

ID 15u ?

gm 240u ?

L 300n ?

VDS 1.25 ?

VSB 0 ?

Stack 1 ?

Results:

	Name	TT-27.0
1	ID	15u
2	IG	N/A
3	L	300n
4	W	26.28u
5	VGS	783.5m
6	VDS	1.25
7	VSB	0
8	gm/ID	15.73

Y-Expr ?

Plot ▼

$$W_{input\ pair} = 26.28\mu m$$

$$L_{input\ pair} = 300n$$

Current source design

Since $I_{BIAS} = 10\mu A$ and we want each branch to have $15\mu A$ (except the input pair branch $30\mu A$ for each branch of the input pair to have $15\mu A$) we will need to use Multipliers

So I will design the transistor that has I_{BIAS} and make all transistors having the same dimensions

Then adjust the multipliers to obtain the desired current at each branch

For the transistors that has I_{BIAS}

$$I = 10\mu A$$

$$\text{use } L = 600\mu m$$

$$\text{use } \frac{g_m}{I_D} = 10$$

$$V_{DS} = 0.625V$$

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

► LUT Settings

ID 10u ?

gm/ID 10 ?

L 600n ?

VDS 0.625 ?

VSb 0 ?

Stack 1 ?

Results:

	Name	TT-27.0
1	ID	10u
2	IG	N/A
3	L	600n
4	W	10.51u
5	VGS	946.5m
6	VDS	625m
7	VSb	0
8	gm/ID	9.929

Y-Expr

Plot

$$W_{current\ source} = 10.51\mu m$$

$$L_{current\ source} = 600n$$

For the multipliers

1. The transistor that is connected to $I_{BIAS} = 10\mu A$ we will use multiplier=2
2. Any transistor that has $I = 15\mu A$ we will use multiplier=3
3. Any transistor that has $I = 30\mu A$ we will use multiplier=6

Tail design

$$I_D = 15\mu A$$

$$\text{Use } L = 600n$$

$$\text{use } \frac{g_m}{I_D} = 10$$

$$V_{DS} = 0.625V$$

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

► LUT Settings

ID 15u ?

gm/ID 10 ?

L 600n ?

VDS 0.625 ?

VSB 0 ?

Stack 1 ?

Results:

	Name	TT-27.0
1	ID	15u
2	IG	N/A
3	L	600n
4	W	4.16u
5	VGS	843.9m
6	VDS	625m
7	VSB	0
8	gm/ID	9.897

Y-Expr ?

Plot ▼

$$W_{tail} = 4.16\mu m$$

$$L_{tail} = 600n$$

Cascode design

NMOS

$$I_D = 15\mu A$$

$$\text{Use } L = 600n$$

$$\text{use } \frac{g_m}{I_D} = 10$$

$$V_{DS} = 0.625V$$

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

▸ LUT Settings

ID 15u ?

gm/ID 15 ?

L 500n ?

VDS 0.625 ?

VSB 0 ?

Stack 1 ?

Results:

	Name	TT-27.0
1	ID	15u
2	IG	N/A
3	L	500n
4	W	11.23u
5	VGS	752m
6	VDS	625m
7	VSB	0
8	gm/ID	14.92

Y-Expr ?

Plot ▼

$$W_{NMOS\ cascode} = 11.23\mu m$$

$$L_{NMOS\ cascode} = 500n$$

PMOS

$$I_D = 15\mu A$$

$$\text{Use } L = 600n$$

$$\text{use } \frac{g_m}{I_D} = 10$$

$$V_{DS} = 0.625V$$

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

▸ LUT Settings

ID 15u ?

gm/ID 15 ?

L 500n ?

VDS 0.625 ?

VSB 0 ?

Stack 1 ?

Results:

	Name	TT-27.0
1	ID	15u
2	IG	N/A
3	L	500n
4	W	39.89u
5	VGS	848.8m
6	VDS	625m
7	VSB	0
8	gm/ID	14.94


Y-Expr ?

Plot ▼


$$W_{PMOS\ cascode} = 39.89\mu m$$

$$L_{PMOS\ cascode} = 500n$$


PART 3: Open-Loop OTA Simulation (Behavioral CMFB)




Current source




Cascode



Tail





Voltage values calculations

$$V_{ref} = \frac{V_{DD} - V_{M3}^* - V_{M6}^* + V_{M7}^* + V_{M8}^*}{2}$$

$$V^* = 0.2V$$

$$V_{ref} = 1.25V$$

$$V_{CASCN} = V_{gs_{cascn}} + V_{M8}^*, V_{M8}^* = 0.2V, V_{gs_{cascn}} = 0.984V$$

$$V_{CASCN} = 1.184V$$

$$V_{CASCp} = V_{DD} - V_{M3}^* - V_{gs_{cascp}}, V_{M3}^* = 0.2V, V_{gs_{cascp}} = 0.92V$$

$$V_{CASCp} = 1.4V$$

- The common mode level at the output of the OTA is 1.248V which is nearly equal to V_{ref}


- $\frac{V_{OUT}}{V_{IN}} = \frac{1.615-1.613}{1.25-1.247}$

$$\frac{V_{OUT}}{V_{IN}} = 1$$


this is because in the behavioral model the value of the gain of all the voltage controlled voltage source is set to 1



Diff small signal ccs

Gain magnitude in dB



Gain phase



Test	Output	Nominal	Spec	Weight	Pass/Fail
ITI_NEW:LAB11_Part3:1	Ao_plot				
ITI_NEW:LAB11_Part3:1	Ao	4.575k			
ITI_NEW:LAB11_Part3:1	Ao_dB	73.21			
ITI_NEW:LAB11_Part3:1	Bandwidth	15.31k			
ITI_NEW:LAB11_Part3:1	fu	69.56M			
ITI_NEW:LAB11_Part3:1	GBW	70.01M			
ITI_NEW:LAB11_Part3:1	Ao_phase				
ITI_NEW:LAB11_Part3:1	Phase margin	83.9			

Hand analysis

1. Gain

$$A_V = g_{m10}((r_{o13}(1 + g_{m13}r_{o15}))/((r_{o12}(1 + g_{m12}r_{o5})))$$

$$A_V = 74.2dB$$

2. Bandwidth

$$Bandwidth = \frac{1}{2\pi RC_L}$$

$$C_L = 500fF$$

$$R = (r_{o13}(1 + g_{m13}r_{o15}))/((r_{o12}(1 + g_{m12}r_{o5}))$$

$$Bandwidth = 14.94KHz$$

3. Fu

since the Fully-Differential Folded Cascode OTA has another pole at high frequency we can use the approximation of $F_u = GBW$

$$F_u = Bandwidth \times Gain$$

$$F_u = 74.8MHz$$

4. GBW

$$GBW = Bandwidth \times Gain$$

$$GBW = 74.8MHz$$

5. Phase margin

$$\text{Phase margin} = 180 - \tan^{-1}\left(\frac{UGF}{\text{Dominant pole}}\right) - \tan^{-1}\left(\frac{UGF}{\text{Non - dominant pole}}\right)$$

$$UGF = 69.56\text{MHz}$$

$$\text{Dominant pole} = 15.31\text{KHz}$$

$$\text{Non - dominant pole} \approx 600\text{MHz}$$

(The value of the non-dominant pole was estimated from the Bode plot as the frequency point where the magnitude response begins to decrease again, following the initial roll-off caused by the dominant pole)

$$\text{Phase margin} = 83.4^\circ$$

PART 4: Open-Loop OTA Simulation (Actual CMFB)

CMFB design

Since it is required to have the total current consumption of the CMFB to be half the current consumption of the Input pair + cascode in the OTA

Then the total current consumption of the CMFB = $30\mu A$

We will divide the total current consumption to make every branch have equal current in it so each branch must have $6\mu A$

$M_0, M_1, M_2, M_9, M_{12}$

$$W_{\text{current source (OTA)}} \rightarrow I_{\text{current source (OTA)}}$$

$$W \rightarrow I$$

$$10.51\mu \times 3 \rightarrow 15\mu$$

$$W \rightarrow 6\mu$$

$$W = 12.612\mu$$

$$L=600n$$

M_7

$$W_{\text{tail (OTA)}} \rightarrow I_{\text{tail (OTA)}}$$

$$W \rightarrow I$$

$$4.16\mu \times 2 \rightarrow 30\mu$$

$$W \rightarrow 12\mu$$

$$W = 3.328\mu$$

$$L=600n$$

$M_{10}, M_{11}, M_6, M_8, M_{13}$

$$I_D = 6\mu$$

$$\frac{g_m}{I_D} = 15$$

$$L=500n$$

$$V_{ds} = 1.25V$$

PMOS

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

▸ LUT Settings

ID 6u ?

gm/ID 15 ?

L 500n ?

VDS 1.25 ?

VSB 0 ?

Stack 1 ?

Results:

	Name	TT-27.0
1	ID	6u
2	IG	N/A
3	L	500n
4	W	15.56u
5	VGS	848m
6	VDS	1.25
7	VSB	0
8	gm/ID	14.91

Y-Expr gm/ID*fT ?

Plot ▼

$$W = 15.56\mu$$

$$L = 500n$$

NMOS

Plot 1A Plot 1B Plot 1C Plot 1D

Import: Plot 1B OK ?

▸ LUT Settings

ID 6u ?

gm/ID 15 ?

L 500n ?

VDS 1.25 ?

VSB 0 ?

Stack 1 ?

Results:



	Name	TT-27.0
1	ID	6u
2	IG	N/A
3	L	500n
4	W	4.46u
5	VGS	748.4m
6	VDS	1.25
7	VSB	0
8	gm/ID	14.93
...

Y-Expr ?

Plot ▼

$$W = 4.46\mu$$


$$L = 500n$$




DC OP

OTA



Input pair





Current source






Tail



CMFB







- The common mode level at the output of the OTA is 849.4mV which is nearly equal to V_{ref}


- $$\frac{V_{OUT}}{V_{IN}} = \frac{1.698 - 1.697}{1.614 - 1.613}$$

$$\frac{V_{OUT}}{V_{IN}} = 1$$


the value of $\frac{V_{OUT}}{V_{IN}} = 1$ because the differential amplifier act as a buffer so its gain=1

Diff small signal ccs

Diff gain in dB




Diff gain phase



DC gain, BW, GBW, UGF, and PM

Test	Output	Nominal	Spec	Weight	Pass/Fail
ITI_NEW:LAB11_Part4:1	Ao	4.023k			
ITI_NEW:LAB11_Part4:1	Bandwidth	17.23k			
ITI_NEW:LAB11_Part4:1	Ao_dB	72.09			
ITI_NEW:LAB11_Part4:1	fu	71.05M			
ITI_NEW:LAB11_Part4:1	GBW	69.32M			
ITI_NEW:LAB11_Part4:1	Ao_mag				
ITI_NEW:LAB11_Part4:1	Ao_phase				
ITI_NEW:LAB11_Part4:1	Phase margin	83.81			


PART 5: Closed Loop Simulation (AC and STB Analysis)




DC OP

OTA



Input pair




Current source





Tail



CMFB








The common mode voltage at both the input and output of the OTA is 847.5 mV, which is nearly equal to V_{ref} . The output common mode level is directly set by the CMFB circuit, while the input is forced to the same potential through the DC feedback resistors R_f that provide a negative feedback path for the common mode signal. The input capacitances block any external DC component, ensuring that $V_{ICM} = V_{OCM}$.


Differential closed-loop response




Test	Output	Nominal	Spec	Weight	Pass/Fail
ITI_NEW:LAB11_Part5:1	Ao_magnitude				
ITI_NEW:LAB11_Part5:1	Ao_phase				
ITI_NEW:LAB11_Part5:1	Bandwidth	12.01M			
ITI_NEW:LAB11_Part5:1	Ao_dB				
ITI_NEW:LAB11_Part5:1	Ao_linea	1.998			
ITI_NEW:LAB11_Part5:1	fu	22.88M			
ITI_NEW:LAB11_Part5:1	Phase margin	84.09			

Differential and CMFB loops stability (STB analysis)

Loop gain overlaid




Loop gain phase overlaid



GBW and PM of both the DIFF and CM loops

1. DIFF loop



2. CM loop



Comment:

The CM loop has extra non-dominant poles, those poles add phase lag near f_u which makes the phase margin decreases

DC loop gain= open loop gain $\times \beta$

Open loop gain=4575 , $\beta = \frac{1}{3}$

DC loop gain=63.66dB


<i>parameter</i>	Open loop simulation value	Close loop simulation value
<i>DC loop gain</i>	63.66 dB	64 dB
<i>GBW</i>	69.32MHz	10.31MHz

Comment:

1. The DC loop gain is higher in the closed-loop simulation compared to the open-loop case because the feedback network stabilizes the operating point, leading to more effective utilization of the amplifier's gain.
2. the GBW is much higher in the open-loop simulation compared to the closed-loop, since closing the loop trades bandwidth for stability and accurate gain.


PART 6: Closed Loop Simulation (Transient Analysis)


VINP, VINN, VOUTP, VOUTN, and VOCM




Comment:

The zoomed-in transient responses show noticeable ringing in the common mode output signal, whereas the differential output remains well-damped with no visible ringing. This difference arises because the CM loop typically has lower phase margin compared to the differential loop, making it more susceptible to underdamped behavior and oscillatory tendencies.






Settling time




The value of the settling time is 78ns which is $\leq 100\text{ns}$ (spec is satisfied)

Differential and CMFB loops stability (transient analysis)




Comment:


From the obtained graph, it is observed that the output voltage exhibits an overshoot. This occurs because the input common-mode level changes suddenly due to the applied voltage source, causing the output to respond with a sudden shift. The CMFB circuit then acts to restore the output to its nominal level, which results in the observed overshoot





Output swing



Vindiff and voutdiff overlaid



Peak to peak



Loop gain

$$\text{Loop gain} = \frac{\text{peak-to-peak of VODIFF}}{\text{peak-to-peak of VIDIFF}}$$

$$\text{Loop gain} = \frac{599.602}{300.368}$$

$$\text{Loop gain} = 1.9962$$