
CSE460 Lab Assignment 2

Name : Abdullah Hasan Sajjad Rafi ID : 19301097 Section : 5

Problem 1: An FSM has an input w and an output z. The machine has to generate z = 1 when the following patterns in w are detected: 1010; otherwise, z = 0. The machine should reset when (Reset = 0).

Answer:

- a. Mealy type FSM will be used
- b. State diagram:



c. State-assigned table:

Present state (y2 y1)	Next sta	te Y2 Y1	Output (Z)		
	w=0	w=1	w=0	w=1	
A(00)	A(00)	B(01)	0	0	
B(01)	C(10)	B(01)	0	0	
C(10)	A(00)	D(11)	0	0	
D(11)	C(10)	B(01)	1	0	

Code:

```
module prob1_1(clock, reset, w, z, present_state,
next_state);
input clock, reset,w;
output reg z;
output reg [1:0] present state, next state;
parameter stateA= 2'b00,
stateB= 2'b01,
stateC= 2'b10,
stateD= 2'b11;
always@(posedge clock)
begin
     if(reset==1)
           begin
                present_state = stateA;
                next_state = stateA;
           end
     else
           begin
                present state = next state;
                case(present state)
                      // stateA
                      stateA: if (w == 0)
                      begin
                      next_state = stateA;
                      z = 0;
                      end
```

```
else if(w == 1)
begin
next_state = stateB;
z = 0;
end
// stateB
stateB: if(w == 0)
begin
next_state = stateC;
z = 0;
end
else if (w == 1)
begin
next state = stateB;
z = 0;
end
// stateC
stateC: if(w == 0)
begin
next_state = stateA;
z = 0;
end
else if (w == 1)
begin
next_state = stateD;
z = 0;
end
// stateD
stateD: if (w == 0)
begin
next_state = stateC;
z = 1;
end
```

else if (w == 1)

begin
next_state = stateB;
z = 0;
end

endcase

end

end
endmodule

E.

some clock cycle we will get a z=1 as output.

now, in the timing diagram from one - 50 ms the input was 0 so, we stay at

Nent clock cycly's positive edge the input was 0 10

Sequentially. Which means we should get a high output for z in time frame 2001-250 ns and the output z=1 then.


From 250m - 300ms z=0 cause the input was 1, but from 300ms to 350ms the input was 0 so, the output z=1 because of the overlapping sequence we get 1010 from 150ms - 350ms.

From the simulation I get,


clock $(6-50)m$ $(6-100)m$ $(60-150)m$ $(60-200)m$ $(60-250)m$ $(60-250)m$ $(60-360)m$ $(60-960)m$ $($	The stranger of Jey									
7 0 0 0 1 0 0	clock			(100-150)ms £3						1 1
7 0 0 1	W	0	1	0	1_	0	1	0	0	0
	2	0	0	0	0	1_	0	1	0	0

In the simulation at (200-250) na and at (300-350) ns the output is high

Compilation report:



Simulation report:




Problem 2: You have to design a vending machine for a 15 Tk product. User's money, returned money by the machine, and product bought condition is represented as mny (2-bit input), chg (output), and buy (1-bit output).

The vending machine can only accept inputs: no money (mny = 00), Tk 10 (mny = 01), and Tk 20 (mny = 10). If no money is inserted into the machine, it will immediately return the user's money back. Once an acceptable input is more than or equal to 20 Tk, the machine immediately generates an output (buy=1), goes back to the initial state, and gives back the change (if required).

Answer:

State diagram:



The machine will produce 1 types of changes.

0tk, 5tk, 10tk, 15tk

As we have I changes so we need 2 bit for the output to represent all the changes.

01k -> 00

5 the -> 01

lotk -> 10

15 th ->11

clk	+1	12	f 3	49	45	te	47	+8	49	£10
MNY	0	10	0	0	10	10	0	0	20	0
buy	0	0	0	0	0	1	Ø	0	1	0
cha	0	80	10	0	0	5	0	0	5	D

chy oth: at to were didn't gave any money so the change is 0 the

chy 5th: at by users gives to the so the by= 1 and change 5th

chy to the: at to were gives to the and to a gove nothing so machine will return to state A and return is Loth at to

english: this account into present in table but if user gives 10th and then 20 the consecutively then users will get 15 the

change

A. State-assigned table:

	Next state Y			Output						
Drocent	·	buy			chg					
Present state (y)	(1	(mny2 mny1)			(mny2 mny1)					
	00 (0tk)	01 (10tk)	10 (20tk)	00 (0tk)	01 (10tk)	10 (20tk)	00 (0tk)	01 (10tk)	10 (20tk)	
							00	00	01	
A(0)	A(0)	B(1)	A(0)	0	0	1	(0tk)	(0tk)	(5tk)	
							10	01	11	
B(1)	A(0)	A(0)	A(0)	0	1	1	(10tk)	(5tk)	(15tk)	

Code:

```
module exp2_2(clock, reset, mny, buy, present_state, next_state,
chq);
     input clock, reset;
     input [1:0] mny;
     output reg buy, present_state, next_state;
     output reg [1:0] chg;
                    stateA= 0, //Otk/final state
     parameter
                    stateB= 1, //10tk state
                    n = 15,//price of my product
                    R0= 2'b00, //0tk return
                    R5= 2'b01, //5tk return
                    R10= 2'b10, //10tk return
                    R15= 2'b11; //15tk return
     always@(posedge clock)
     begin
               if(reset==1)
               begin
                    present state = stateA;
                    next state = stateA;
               end
               else
               begin
                    present state = next state;
                    case(present state)
                    stateA: if (mny == 2'b00) // 0 tk
                                    begin
                                         next state = stateA;
                                         buy =0;
                                         chg = R0;
                                    end
```

```
else if(mny == 2'b01) // 10 tk
                               begin
                                    next_state = stateB;
                                    buy =0;
                                    chg = R0;
                               end
                          else if(mny == 2'b10) // 20 tk
                               begin
                                    next state = stateA;
                                    buy =1;
                                    chg = R5;
                               end
               stateB: if(mny == 2'b00) // 0 tk
                               begin
                                    next state = stateA;
                                    buy =0;
                                    chg = R10;
                               end
                          else if (mny == 2'b01) // 10 tk
                               begin
                                    next state = stateA;
                                    buy =1;
                                    chg = R5;
                               end
                          else if(mny == 2'b10) // 20 tk
                               begin
                                    next_state = stateA;
                                    buy =1;
                                    chg = R15;
                               end
               endcase
          end
end
endmodule
```


Ε.

In the simulation of time (800-950) no the by = 1 cause in the past two clockcycle the input was 10 + 10=20 Hk. The reason why In this time frame the change is 5th.

Also in the (950-500) me the output is buy = 1 cause the part dock excles input is 20th. The change is 5th.

At (150-200) in the buy = 0 and change is to the cause the past two clock cycle's input was loth.

Compilation report:



Simulation report:

