CSE460 Lab Assignment 1

Name : Abdullah Hasan Sajjad Rafi ID : 19301097 Section : 5


Problem 1: Design an 8 bit full adder using 1 bit full adder modules and add these two binary numbers: 8'b10110101 and 8'b10100111

Answer:


Code:

```
module problem1(S, Cout, A, B, Cin);
    input Cin;
    input [7:0]A,B;
    output [7:0]S;
    output Cout;
   wire Cout0, Cout1, Cout2, Cout3, Cout4, Cout5, Cout6;
    // A = 8'b10110101
    // B = 8'b10100111
    fulladd stage0 (S[0], Cout0, A[0], B[0], Cin);
    fulladd stage1 (S[1], Cout1, A[1], B[1], Cout0);
    fulladd stage2 (S[2], Cout2, A[2], B[2], Cout1);
    fulladd stage3 (S[3], Cout3, A[3], B[3], Cout2);
    fulladd stage4 (S[4], Cout4, A[4], B[4], Cout3);
    fulladd stage5 (S[5], Cout5, A[5], B[5], Cout4);
    fulladd stage6 (S[6], Cout6, A[6], B[6], Cout5);
    fulladd stage7 (S[7], Cout, A[7], B[7], Cout6);
endmodule
// This module implements a 1-bit full adder
module fulladd(sum, carryout, x, y, carryin);
   input x, y, carryin;
  output sum, carryout;
   assign sum = x ^ y ^ carryin;
   assign carryout = (x \& y) | (carryin \& (x ^ y));
endmodule
```

Compilation report:



Simulation report:



Brief description:

Problem-01

In the problem 1 we take two 8 bit binary numbers and add these two binary numbers. In The full adders circuit is designed using 1 bit full adders modules.




figure: 1 bit full adders cincuit.

A 1 bit fulladden aircuit takes 2 input each of them are 1 bit and takes anothers 1 bit binary numbers called Cin (carryin) Then the cincuit add these three binary numbers each of them are 1 bit. The output of these three bit binary numbers, and another output is the carryout (cout).

two

The problem requires, 8 bit binary numbers and have to use I bit full adden module. So, we need 8 total 8 piece of 1 bit full addencinant.

In the time diagram we see the addition result of $A = 10110101_{(2)} = 1891_{(10)}$ $B = 10100111_{(2)} = 167_{(10)}$

the circuit provides the output Bout =1 8=01011100

So, the answer is 101011100

	in the timing	diagram:	************************************				Conto 21	
	A[7)	ALCI	ACSI	AC1]	A[3]	A[2] A	(7)	A [0]
	1	0	1	I p	0	1	0	1
B[7:0]	1 .	0	1	0	0	1	1	1
1 Cood	0 5(7)	scg	0 s[s]	 	្រី ឧ(ឯ !	८८७ 	2 FA	0 250]

As the whole circuit performs addition bit by bit that's why when A[0]=1 and B[0]=1 then S[0]=0 and conto=1

In time interval 0-80m

A [0] = 1	B C 0] = 1	cost 0 = 1	2[0]=0
A[1] = 0	B [1]=1	(cont) = 1	2[1] =0
V[5] = 1	B[2] =1	604520	SC2] = 1
A[3] = 0	B[3] = 0	(out 9= 0	S[3] = 1
1 = [P] A	B[4] = 0	0=1000	SL4]=1
A [5] 21	B[6] =1	Control	0 = [2] 2
A [6] 20	A [6] =0 B[(] =0		2(6)=1
A [7] =	1 B[7]=	1 (out = 1	€.2[4] = 0

This ithe is the table representation of the time diagram.

when, A[0]=1 and B[0]=1 then the S[0]=0 and the condo=1, this condo=1 will be the cinfon A[1] and B[1].


So in the timing diagram from 0-80m the S[0]=0

on S[0] is low. S[1]=0, S[2]=1, S[3]=1, S[4]=1, S[5]=0

S[6]=1, S[7]=0 and cont=1

This represent the binary numbers 101011100 which is the addition of A=8610110101 and B=861010011

RTL schematic:




Problem 2: Design a 4 to 2 priority encoder (0>1>3>2) using Verilog HDL and verify using timing diagram.


Answer:

Code:

Compilation report:



Simulation report:



Brief description:

Problem - 2

In this problem the priority of the exceder is 0>1>3>2

which means when Wo=1 then we work correabut others w values a Same goes for When W1=1 then Wo have to be 0 and then we don't care about others w values and output would be 1

As it's a 4 bit priority excedes so, we will take 4 bit input and will generate 2 bit output.

The priority is 0>1>3>2 : wo> w1> w3> w2

which means, ws W2 W1 W0

which means, ws W2 W1 W0

xx 1 0 -> y=01

1 x 0 0 -> y=01

01

0 0 -> y = 10

how if we observe a scenario when, multiple input bits are high.

Lime range: 30 ms to 32.5 ms

w[3]=1

W[2] = 1

w[1]=0

0= [0] W

in this grenario W[0] = 0

So, output wouldn't be @ cause WED position is

occupied by 0

Now, we will look for the vert priority in the which is W[1] and here W[1] = 0 That's why well & have to look for next priority which its 3.

Now, W[3] = 1 so, we will show output = 0=11

Because the previous priority posistions W[0] and W[1]

one 0.

Most important thing is here W[2] = 1 but we didn't care about that parition. Because poil 2 has the lower priority than 3. That's why we didn't

look at the position W[2] cause we got a 1 in W[3] position which has a higher priority than W[2]

So, the input: 1100

output : y=11

than W[2]

This input shows that W[3] has higher priority the reason why W[2]=1 but the output came from W[3] which is y=3

RTL schematic:

