



Computer Organization & Architecture



Assembly to Machine Conversion

REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

| Instruction | Format | op | rs | rt | rd | shamt | funct | address |
|-----------------|--------|-------------------|-----|-----|------|-------|-------------------|----------|
| add | R | 0 | reg | reg | reg | 0 | 32 _{ten} | n.a. |
| sub (subtract) | R | 0 | reg | reg | reg | 0 | 34 _{ten} | n.a. |
| add immediate | I | 8 _{ten} | reg | reg | n.a. | n.a. | n.a. | constant |
| lw (load word) | I | 35 _{ten} | reg | reg | n.a. | n.a. | n.a. | address |
| sw (store word) | I | 43 _{ten} | reg | reg | n.a. | n.a. | n.a. | address |

FIGURE 2.5 MIPS instruction encoding. In the table above, “reg” means a register number between 0 and 31, “address” means a 16-bit address, and “n.a.” (not applicable) means this field does not appear in this format. Note that add and sub instructions have the same value in the op field; the hardware uses the funct field to decide the variant of the operation: add (32) or subtract (34).

| Name | Format | Example | | | | | | Comments |
|------------|--------|---------|--------|--------|---------|--------|--------|--|
| add | R | 0 | 18 | 19 | 17 | 0 | 32 | add \$s1,\$s2,\$s3 |
| sub | R | 0 | 18 | 19 | 17 | 0 | 34 | sub \$s1,\$s2,\$s3 |
| addi | I | 8 | 18 | 17 | 100 | | | addi \$s1,\$s2,100 |
| lw | I | 35 | 18 | 17 | 100 | | | lw \$s1,100(\$s2) |
| sw | I | 43 | 18 | 17 | 100 | | | sw \$s1,100(\$s2) |
| Field size | | 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits | All MIPS instructions are 32 bits long |
| R-format | R | op | rs | rt | rd | shamt | funct | Arithmetic instruction format |
| I-format | I | op | rs | rt | address | | | Data transfer format |

FIGURE 2.6 MIPS architecture revealed through Section 2.5. The two MIPS instruction formats so far are R and I. The first 16 bits are the same: both contain an *op* field, giving the base operation; an *rs* field, giving one of the sources; and the *rt* field, which specifies the other source operand, except for load word, where it specifies the destination register. R-format divides the last 16 bits into an *rd* field, specifying the destination register; the *shamt* field, which Section 2.6 explains; and the *funct* field, which specifies the specific operation of R-format instructions. I-format combines the last 16 bits into a single *address* field.

| MIPS instructions | Name | Format | Pseudo MIPS | Name | Format |
|----------------------------------|-------|--------|------------------------------|-------|--------|
| add | add | R | move | move | R |
| subtract | sub | R | multiply | mult | R |
| add immediate | addi | I | multiply immediate | multl | I |
| load word | lw | I | load immediate | li | I |
| store word | sw | I | branch less than | blt | I |
| load half | lh | I | branch less than or equal | ble | I |
| load half unsigned | lhu | I | branch greater than | bgt | I |
| store half | sh | I | branch greater than or equal | bge | I |
| load byte | lb | I | | | |
| load byte unsigned | lbu | I | | | |
| store byte | sb | I | | | |
| load linked | ll | I | | | |
| store conditional | sc | I | | | |
| load upper immediate | lui | I | | | |
| and | and | R | | | |
| or | or | R | | | |
| nor | nor | R | | | |
| and immediate | andi | I | | | |
| or immediate | ori | I | | | |
| shift left logical | sll | R | | | |
| shift right logical | srl | R | | | |
| branch on equal | beq | I | | | |
| branch on not equal | bne | I | | | |
| set less than | slt | R | | | |
| set less than immediate | slti | I | | | |
| set less than immediate unsigned | sltiu | I | | | |
| jump | j | J | | | |
| jump register | jr | R | | | |
| jump and link | jal | J | | | |

FIGURE 2.44 The MIPS instruction set covered so far, with the real MIPS instructions on the left and the pseudoinstructions on the right. Appendix A (Section A.10) describes the full MIPS architecture. Figure 2.1 shows more details of the MIPS architecture revealed in this chapter. The information given here is also found in Columns 1 and 2 of the MIPS Reference Data Card at the front of the book.

| Category | Instruction | Example | Meaning | Comments |
|--------------------|----------------------------------|---------------------|---|--------------------------------------|
| Arithmetic | add | add \$s1,\$s2,\$s3 | $\$s1 = \$s2 + \$s3$ | Three operands; overflow detected |
| | subtract | sub \$s1,\$s2,\$s3 | $\$s1 = \$s2 - \$s3$ | Three operands; overflow detected |
| | add immediate | addi \$s1,\$s2,100 | $\$s1 = \$s2 + 100$ | + constant; overflow detected |
| | add unsigned | addu \$s1,\$s2,\$s3 | $\$s1 = \$s2 + \$s3$ | Three operands; overflow undetected |
| | subtract unsigned | subu \$s1,\$s2,\$s3 | $\$s1 = \$s2 - \$s3$ | Three operands; overflow undetected |
| | add immediate unsigned | addiu \$s1,\$s2,100 | $\$s1 = \$s2 + 100$ | + constant; overflow undetected |
| | move from coprocessor register | mfc0 \$s1,\$epc | $\$s1 = \epc | Copy Exception PC + special regs |
| | multiply | mult \$s2,\$s3 | $Hi, Lo = \$s2 \times \$s3$ | 64-bit signed product in Hi, Lo |
| | multiply unsigned | multu \$s2,\$s3 | $Hi, Lo = \$s2 \times \$s3$ | 64-bit unsigned product in Hi, Lo |
| | divide | div \$s2,\$s3 | $Lo = \$s2 / \$s3$, $Hi = \$s2 \bmod \$s3$ | Lo = quotient, Hi = remainder |
| | divide unsigned | divu \$s2,\$s3 | $Lo = \$s2 / \$s3$, $Hi = \$s2 \bmod \$s3$ | Unsigned quotient and remainder |
| Data transfer | move from Hi | mfhi \$s1 | $\$s1 = Hi$ | Used to get copy of Hi |
| | move from Lo | mflo \$s1 | $\$s1 = Lo$ | Used to get copy of Lo |
| | load word | lw \$s1,20(\$s2) | $\$s1 = \text{Memory}[\$s2 + 20]$ | Word from memory to register |
| | store word | sw \$s1,20(\$s2) | $\text{Memory}[\$s2 + 20] = \$s1$ | Word from register to memory |
| | load half unsigned | lhu \$s1,20(\$s2) | $\$s1 = \text{Memory}[\$s2 + 20]$ | Halfword memory to register |
| | store half | sh \$s1,20(\$s2) | $\text{Memory}[\$s2 + 20] = \$s1$ | Halfword register to memory |
| | load byte unsigned | lbu \$s1,20(\$s2) | $\$s1 = \text{Memory}[\$s2 + 20]$ | Byte from memory to register |
| | store byte | sb \$s1,20(\$s2) | $\text{Memory}[\$s2 + 20] = \$s1$ | Byte from register to memory |
| | load linked word | ll \$s1,20(\$s2) | $\$s1 = \text{Memory}[\$s2 + 20]$ | Load word as 1st half of atomic swap |
| Logical | store conditional word | sc \$s1,20(\$s2) | $\text{Memory}[\$s2 + 20] = \$s1$; $\$s1 = 0$ or 1 | Store word as 2nd half atomic swap |
| | load upper immediate | lui \$s1,100 | $\$s1 = 100 \times 2^{16}$ | Loads constant in upper 16 bits |
| | AND | AND \$s1,\$s2,\$s3 | $\$s1 = \$s2 \& \$s3$ | Three reg. operands; bit-by-bit AND |
| | OR | OR \$s1,\$s2,\$s3 | $\$s1 = \$s2 \$s3$ | Three reg. operands; bit-by-bit OR |
| | NOR | NOR \$s1,\$s2,\$s3 | $\$s1 = \sim (\$s2 \$s3)$ | Three reg. operands; bit-by-bit NOR |
| | AND immediate | ANDi \$s1,\$s2,100 | $\$s1 = \$s2 \& 100$ | Bit-by-bit AND with constant |
| | OR immediate | ORi \$s1,\$s2,100 | $\$s1 = \$s2 100$ | Bit-by-bit OR with constant |
| Conditional branch | shift left logical | sll \$s1,\$s2,10 | $\$s1 = \$s2 \ll 10$ | Shift left by constant |
| | shift right logical | srl \$s1,\$s2,10 | $\$s1 = \$s2 \gg 10$ | Shift right by constant |
| | branch on equal | beq \$s1,\$s2,25 | if ($\$s1 == \$s2$) go to PC + 4 + 100 | Equal test; PC-relative branch |
| | branch on not equal | bne \$s1,\$s2,25 | if ($\$s1 \neq \$s2$) go to PC + 4 + 100 | Not equal test; PC-relative |
| | set on less than | slt \$s1,\$s2,\$s3 | if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$ | Compare less than; two's complement |
| | set less than immediate | slti \$s1,\$s2,100 | if ($\$s2 < 100$) $\$s1 = 1$; else $\$s1 = 0$ | Compare < constant; two's complement |
| | set less than unsigned | sltu \$s1,\$s2,\$s3 | if ($\$s2 < \$s3$) $\$s1 = 1$; else $\$s1 = 0$ | Compare less than; natural numbers |
| Unconditional jump | set less than immediate unsigned | sltiu \$s1,\$s2,100 | if ($\$s2 < 100$) $\$s1 = 1$; else $\$s1 = 0$ | Compare < constant; natural numbers |
| | jump | j 2500 | go to 10000 | Jump to target address |
| | jump register | jr \$ra | go to \$ra | For switch, procedure return |
| | jump and link | jal 2500 | $\$ra = PC + 4$; go to 10000 | For procedure call |

FIGURE 3.12 MIPS core architecture. The memory and registers of the MIPS architecture are not included for space reasons, but this section added the Hi and Lo registers to support multiply and divide. MIPS machine language is listed in the MIPS Reference Data Card at the front of this book.

| MIPS core instructions | Name | Format | MIPS arithmetic core | Name | Format |
|--------------------------------------|-------|--------|-------------------------------------|-------|--------|
| add | add | R | multiply | mult | R |
| add immediate | addi | I | multiply unsigned | multu | R |
| add unsigned | addu | R | divide | div | R |
| add immediate unsigned | addiu | I | divide unsigned | divu | R |
| subtract | sub | R | move from Hi | mfhi | R |
| subtract unsigned | subu | R | move from Lo | mflo | R |
| AND | AND | R | move from system control (EPC) | mfc0 | R |
| AND immediate | ANDi | I | floating-point add single | add.s | R |
| OR | OR | R | floating-point add double | add.d | R |
| OR immediate | ORi | I | floating-point subtract single | sub.s | R |
| NOR | NOR | R | floating-point subtract double | sub.d | R |
| shift left logical | sll | R | floating-point multiply single | mul.s | R |
| shift right logical | srl | R | floating-point multiply double | mul.d | R |
| load upper immediate | lui | I | floating-point divide single | div.s | R |
| load word | lw | I | floating-point divide double | div.d | R |
| store word | sw | I | load word to floating-point single | lwc1 | I |
| load halfword unsigned | lhu | I | store word to floating-point single | swc1 | I |
| store halfword | sh | I | load word to floating-point double | ldc1 | I |
| load byte unsigned | lbu | I | store word to floating-point double | sdcl | I |
| store byte | sb | I | branch on floating-point true | bclt | I |
| load linked (<i>atomic update</i>) | ll | I | branch on floating-point false | bclf | I |
| store cond. (<i>atomic update</i>) | sc | I | floating-point compare single | c.x.s | R |
| branch on equal | beq | I | (x = eq, neq, lt, le, gt, ge) | | |
| branch on not equal | bne | I | floating-point compare double | c.x.d | R |
| jump | j | J | (x = eq, neq, lt, le, gt, ge) | | |
| jump and link | jal | J | | | |
| jump register | jr | R | | | |
| set less than | slt | R | | | |
| set less than immediate | slti | I | | | |
| set less than unsigned | sltu | R | | | |
| set less than immediate unsigned | sltiu | I | | | |

FIGURE 3.26 The MIPS instruction set. This book concentrates on the instructions in the left column. This information is also found in columns 1 and 2 of the MIPS Reference Data Card at the front of this book.

| Remaining MIPS-32 | Name | Format | Pseudo MIPS | Name | Format |
|--|--------------------|--------|---|-------------------|----------|
| exclusive or ($rs \oplus rt$) | xor | R | absolute value | abs | rd,rs |
| exclusive or immediate | xori | I | negate (<i>signed or unsigned</i>) | negs | rd,rs |
| shift right arithmetic | sra | R | rotate left | rol | rd,rs,rt |
| shift left logical variable | sllv | R | rotate right | ror | rd,rs,rt |
| shift right logical variable | srlv | R | multiply and don't check oflw (<i>signed or uns.</i>) | mul _s | rd,rs,rt |
| shift right arithmetic variable | srav | R | multiply and check oflw (<i>signed or uns.</i>) | mul _{os} | rd,rs,rt |
| move to Hi | mthi | R | divide and check overflow | div | rd,rs,rt |
| move to Lo | mtlo | R | divide and don't check overflow | divu | rd,rs,rt |
| load halfword | lh | I | remainder (<i>signed or unsigned</i>) | rem _s | rd,rs,rt |
| load byte | lb | I | load immediate | li | rd,imm |
| load word left (<i>unaligned</i>) | lwl | I | load address | la | rd,addr |
| load word right (<i>unaligned</i>) | lwr | I | load double | ld | rd,addr |
| store word left (<i>unaligned</i>) | swl | I | store double | sd | rd,addr |
| store word right (<i>unaligned</i>) | swr | I | unaligned load word | ulw | rd,addr |
| load linked (<i>atomic update</i>) | ll | I | unaligned store word | usw | rd,addr |
| store cond. (<i>atomic update</i>) | sc | I | unaligned load halfword (<i>signed or uns.</i>) | ulh _s | rd,addr |
| move if zero | movz | R | unaligned store halfword | ush | rd,addr |
| move if not zero | movn | R | branch | b | Label |
| multiply and add (<i>S or uns.</i>) | madd _s | R | branch on equal zero | beqz | rs,L |
| multiply and subtract (<i>S or uns.</i>) | msub _s | I | branch on compare (<i>signed or unsigned</i>) | bxs | rs,rt,L |
| branch on \geq zero and link | bgezal | I | ($x = lt, le, gt, ge$) | | |
| branch on $<$ zero and link | bltzal | I | set equal | seq | rd,rs,rt |
| jump and link register | jalr | R | set not equal | sne | rd,rs,rt |
| branch compare to zero | bxz | I | set on compare (<i>signed or unsigned</i>) | sxs _s | rd,rs,rt |
| branch compare to zero likely | bxzl | I | ($x = lt, le, gt, ge$) | | |
| ($x = lt, le, gt, ge$) | | | load to floating point (<u>s</u> or <u>d</u>) | l. _f | rd,addr |
| branch compare reg likely | bxl | I | store from floating point (<u>s</u> or <u>d</u>) | s. _f | rd,addr |
| trap if compare reg | tx | R | | | |
| trap if compare immediate | txi | I | | | |
| ($x = eq, neq, lt, le, gt, ge$) | | | | | |
| return from exception | rfe | R | | | |
| system call | syscall | I | | | |
| break (<i>cause exception</i>) | break | I | | | |
| move from FP to integer | mfc1 | R | | | |
| move to FP from integer | mtc1 | R | | | |
| FP move (<u>s</u> or <u>d</u>) | mov. _f | R | | | |
| FP move if zero (<u>s</u> or <u>d</u>) | movz. _f | R | | | |
| FP move if not zero (<u>s</u> or <u>d</u>) | movn. _f | R | | | |
| FP square root (<u>s</u> or <u>d</u>) | sqr. _f | R | | | |
| FP absolute value (<u>s</u> or <u>d</u>) | abs. _f | R | | | |
| FP negate (<u>s</u> or <u>d</u>) | neg. _f | R | | | |
| FP convert (<u>w</u> , <u>s</u> , or <u>d</u>) | cvt. _f | R | | | |
| FP compare un (<u>s</u> or <u>d</u>) | c.xn. _f | R | | | |

FIGURE 3.27 Remaining MIPS-32 and Pseudo MIPS instruction sets. *f* means single (*s*) or double (*d*) precision floating-point instructions, and *s* means signed and unsigned (*u*) versions. MIPS-32 also has FP instructions for multiply and add/sub (*madd.f* / *msub.f*), ceiling (*ceil.f*), truncate (*trunc.f*), round (*round.f*), and reciprocal (*recip.f*). The underscore represents the letter to include to represent that datatype.

MIPS Reference Data

①



CORE INSTRUCTION SET

| NAME, MNEMONIC | FOR-MAT | OPERATION (in Verilog) | OPCODE / FUNCT (Hex) |
|-----------------------------|---------|---|---------------------------|
| Add | add R | $R[r_d] = R[r_s] + R[rt]$ | (1) 0 / 20 _{hex} |
| Add Immediate | addi I | $R[rt] = R[r_s] + \text{SignExtImm}$ | (1,2) 8 _{hex} |
| Add Imm. Unsigned | addiu I | $R[rt] = R[r_s] + \text{SignExtImm}$ | (2) 9 _{hex} |
| Add Unsigned | addu R | $R[r_d] = R[r_s] + R[rt]$ | 0 / 21 _{hex} |
| And | and R | $R[r_d] = R[r_s] \& R[rt]$ | 0 / 24 _{hex} |
| And Immediate | andi I | $R[rt] = R[r_s] \& \text{ZeroExtImm}$ | (3) c _{hex} |
| Branch On Equal | beq I | if($R[r_s] == R[rt]$) $PC = PC + 4 + \text{BranchAddr}$ | (4) 4 _{hex} |
| Branch On Not Equal | bne I | if($R[r_s] != R[rt]$) $PC = PC + 4 + \text{BranchAddr}$ | (4) 5 _{hex} |
| Jump | j J | $PC = \text{JumpAddr}$ | (5) 2 _{hex} |
| Jump And Link | jal J | $R[31] = PC + 8; PC = \text{JumpAddr}$ | (5) 3 _{hex} |
| Jump Register | jr R | $PC = R[r_s]$ | 0 / 08 _{hex} |
| Load Byte Unsigned | lbu I | $R[rt] = \{24'b0, M[R[r_s] + \text{SignExtImm}](7:0)\}$ | (2) 24 _{hex} |
| Load Halfword Unsigned | lhu I | $R[rt] = \{16'b0, M[R[r_s] + \text{SignExtImm}](15:0)\}$ | (2) 25 _{hex} |
| Load Linked | ll I | $R[rt] = M[R[r_s] + \text{SignExtImm}]$ | (2,7) 30 _{hex} |
| Load Upper Imm. | lui I | $R[rt] = \{\text{imm}, 16'b0\}$ | f _{hex} |
| Load Word | lw I | $R[rt] = M[R[r_s] + \text{SignExtImm}]$ | (2) 23 _{hex} |
| Nor | nor R | $R[r_d] = \sim (R[r_s] R[rt])$ | 0 / 27 _{hex} |
| Or | or R | $R[r_d] = R[r_s] R[rt]$ | 0 / 25 _{hex} |
| Or Immediate | ori I | $R[rt] = R[r_s] \text{ZeroExtImm}$ | (3) d _{hex} |
| Set Less Than | slt R | $R[r_d] = (R[r_s] < R[rt]) ? 1 : 0$ | 0 / 2a _{hex} |
| Set Less Than Imm. | slti I | $R[rt] = (R[r_s] < \text{SignExtImm}) ? 1 : 0$ | (2) a _{hex} |
| Set Less Than Imm. Unsigned | sltiu I | $R[rt] = (R[r_s] < \text{SignExtImm}) ? 1 : 0$ | (2,6) b _{hex} |
| Set Less Than Unsig. | sltu R | $R[r_d] = (R[r_s] < R[rt]) ? 1 : 0$ | (6) 0 / 2b _{hex} |
| Shift Left Logical | sll R | $R[r_d] = R[rt] << \text{shamt}$ | 0 / 00 _{hex} |
| Shift Right Logical | srl R | $R[r_d] = R[rt] >> \text{shamt}$ | 0 / 02 _{hex} |
| Store Byte | sb I | $M[R[r_s] + \text{SignExtImm}](7:0) = R[rt](7:0)$ | (2) 28 _{hex} |
| Store Conditional | sc I | $M[R[r_s] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$ | (2,7) 38 _{hex} |
| Store Halfword | sh I | $M[R[r_s] + \text{SignExtImm}](15:0) = R[rt](15:0)$ | (2) 29 _{hex} |
| Store Word | sw I | $M[R[r_s] + \text{SignExtImm}] = R[rt]$ | (2) 2b _{hex} |
| Subtract | sub R | $R[r_d] = R[r_s] - R[rt]$ | (1) 0 / 22 _{hex} |
| Subtract Unsigned | subu R | $R[r_d] = R[r_s] - R[rt]$ | 0 / 23 _{hex} |

(1) May cause overflow exception

(2) SignExtImm = { 16{immediate[15]}, immediate }

(3) ZeroExtImm = { 16{1b'0}, immediate }

(4) BranchAddr = { 14{immediate[15]}, immediate, 2'b0 }

(5) JumpAddr = { PC+4{31:28}, address, 2'b0 }

(6) Operands considered unsigned numbers (vs. 2's comp.)

(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

| | | | | | | |
|---|--------|---------|-------|-----------|-------|-------|
| R | opcode | rs | rt | rd | shamt | funct |
| | 31 | 26 25 | 21 20 | 16 15 | 11 10 | 6 5 |
| I | opcode | rs | rt | immediate | | |
| | 31 | 26 25 | 21 20 | 16 15 | | |
| J | opcode | address | | | | |
| | 31 | 26 25 | | | | |

ARITHMETIC CORE INSTRUCTION SET

②

OPCODE
/ FMT / FT
/ FUNCT
(Hex)

| NAME, MNEMONIC | FOR-MAT | OPERATION | OPCODE / FUNCT (Hex) |
|--------------------|----------|---|----------------------|
| Branch On FP True | bc1t FI | if(FPcond) $PC = PC + 4 + \text{BranchAddr}$ | (4) 11/8/1/- |
| Branch On FP False | bc1f FI | if(!FPcond) $PC = PC + 4 + \text{BranchAddr}$ | (4) 11/8/0/- |
| Divide | div R | $Lo = R[r_s] / R[rt]; Hi = R[r_s] \% R[rt]$ | 0/-/-/1a |
| Divide Unsigned | divu R | $Lo = R[r_s] / R[rt]; Hi = R[r_s] \% R[rt]$ | (6) 0/-/-/1b |
| FP Add Single | add.s FR | $F[f_d] = F[f_s] + F[f_t]$ | 11/10/-/0 |
| FP Add Double | add.d FR | $\{F[f_d], F[f_d+1]\} = \{F[f_s], F[f_s+1]\} + \{F[f_t], F[f_t+1]\}$ | 11/11/-/0 |
| FP Compare Single | cx.s* FR | $FPcond = (F[f_s] \text{ op } F[f_t]) ? 1 : 0$ | 11/10/-/y |
| FP Compare Double | cx.d* FR | $FPcond = (\{F[f_s], F[f_s+1]\} \text{ op } \{F[f_t], F[f_t+1]\}) ? 1 : 0$ | 11/11/-/y |
| FP Divide Single | div.s FR | $F[f_d] = F[f_s] / F[f_t]$ | 11/10/-/3 |
| FP Divide Double | div.d FR | $\{F[f_d], F[f_d+1]\} = \{F[f_s], F[f_s+1]\} / \{F[f_t], F[f_t+1]\}$ | 11/11/-/3 |
| FP Multiply Single | mul.s FR | $F[f_d] = F[f_s] * F[f_t]$ | 11/10/-/2 |
| FP Multiply Double | mul.d FR | $\{F[f_d], F[f_d+1]\} = \{F[f_s], F[f_s+1]\} * \{F[f_t], F[f_t+1]\}$ | 11/11/-/2 |
| FP Subtract Single | sub.s FR | $F[f_d] = F[f_s] - F[f_t]$ | 11/10/-/1 |
| FP Subtract Double | sub.d FR | $\{F[f_d], F[f_d+1]\} = \{F[f_s], F[f_s+1]\} - \{F[f_t], F[f_t+1]\}$ | 11/11/-/1 |
| Load FP Single | lwc1 I | $F[rt] = M[R[r_s] + \text{SignExtImm}]$ | (2) 31/-/-/1- |
| Load FP Double | ldc1 I | $F[rt] = M[R[r_s] + \text{SignExtImm}];$ $F[rt+1] = M[R[r_s] + \text{SignExtImm} + 4]$ | (2) 35/-/-/1- |
| Move From Hi | mfh1 R | $R[r_d] = Hi$ | 0/-/-/10 |
| Move From Lo | mfl0 R | $R[r_d] = Lo$ | 0/-/-/12 |
| Move From Control | mfc0 R | $R[r_d] = CR[r_s]$ | 10/0/-/0 |
| Multiply | mult R | $\{Hi, Lo\} = R[r_s] * R[rt]$ | 0/-/-/18 |
| Multiply Unsigned | multu R | $\{Hi, Lo\} = R[r_s] * R[rt]$ | (6) 0/-/-/19 |
| Shift Right Arith. | sra R | $R[r_d] = R[rt] >>> \text{shamt}$ | 0/-/-/3 |
| Store FP Single | swc1 I | $M[R[r_s] + \text{SignExtImm}] = F[rt]$ | (2) 39/-/-/1- |
| Store FP Double | sdc1 I | $M[R[r_s] + \text{SignExtImm}] = F[rt];$ $M[R[r_s] + \text{SignExtImm} + 4] = F[rt+1]$ | (2) 3d/-/-/1- |

FLOATING-POINT INSTRUCTION FORMATS

| FR | opcode | fmat | ft | fs | fd | funct |
|----|--------|-------|-------|-----------|-------|-------|
| | 31 | 26 25 | 21 20 | 16 15 | 11 10 | 6 5 |
| FI | opcode | fmat | ft | immediate | | |
| | 31 | 26 25 | 21 20 | 16 15 | | |

PSEUDOINSTRUCTION SET

| NAME | MNEMONIC | OPERATION |
|------------------------------|----------|---|
| Branch Less Than | blt | if($R[r_s] < R[rt]$) $PC = \text{Label}$ |
| Branch Greater Than | bgt | if($R[r_s] > R[rt]$) $PC = \text{Label}$ |
| Branch Less Than or Equal | b1e | if($R[r_s] <= R[rt]$) $PC = \text{Label}$ |
| Branch Greater Than or Equal | bge | if($R[r_s] >= R[rt]$) $PC = \text{Label}$ |
| Load Immediate | li | $R[rt] = \text{immediate}$ |
| Move | move | $R[r_d] = R[r_s]$ |

REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

MIPS R-format Instructions



- **Instruction fields**
 - **op:** operation code (opcode)
 - **rs:** first source register number
 - **rt:** second source register number
 - **rd:** destination register number
 - **shamt:** shift amount (00000 for now)
 - **funct:** function code (extends opcode)

R-format Example



| op | rs | rt | rd | shamt | funct |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

add \$t0, \$s1, \$s2

| | | | | | |
|---------|------|------|------|---|-----|
| special | \$s1 | \$s2 | \$t0 | 0 | add |
|---------|------|------|------|---|-----|

| | | | | | |
|---|----|----|---|---|----|
| 0 | 17 | 18 | 8 | 0 | 32 |
|---|----|----|---|---|----|

| | | | | | |
|--------|-------|-------|-------|-------|--------|
| 000000 | 10001 | 10010 | 01000 | 00000 | 100000 |
|--------|-------|-------|-------|-------|--------|

$00000010001100100100000000100000_2 = 02324020_{16}$

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

R-format Example



| op | rs | rt | rd | shamt | funct |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

and \$t8, \$s4, \$s5

| | | | | | |
|---------|------|------|------|---|-----|
| special | \$s4 | \$s5 | \$t8 | 0 | and |
|---------|------|------|------|---|-----|

| | | | | | |
|---|------------------|------------------|------------------|---|------------------|
| 0 | 14 ₁₆ | 15 ₁₆ | 18 ₁₆ | 0 | 24 ₁₆ |
|---|------------------|------------------|------------------|---|------------------|

| | | | | | |
|--------|-------|-------|-------|-------|--------|
| 000000 | 10100 | 10101 | 11000 | 00000 | 100100 |
|--------|-------|-------|-------|-------|--------|

0000 0010 1001 0101 1100 0000 0010 0100₂ = 0295C024₁₆

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

R-format Example

| op | rs | rt | rd | shamt | funct |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

sll \$t2, \$s0, 4

| | | | | | |
|---------|---|------|------|---|---|
| special | 0 | \$s0 | \$t2 | 4 | 0 |
|---------|---|------|------|---|---|

| | | | | | |
|---|---|----|----|---|---|
| 0 | 0 | 16 | 10 | 4 | 0 |
|---|---|----|----|---|---|

| | | | | | |
|--------|-------|-------|-------|-------|--------|
| 000000 | 00000 | 10000 | 01000 | 00100 | 000000 |
|--------|-------|-------|-------|-------|--------|

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

0000 0000 0001 0000 0100 0001 0000 0000₂ = 00104100₁₆

MIPS I-format Instructions



- **Instruction fields**
 - **op:** operation code (opcode)
 - **rs:** first source register number
 - **rt:** second source register number
 - **Immediate:** Offset Address or Immediate value

I-format Example

| op | rs | rt | Immediate |
|--------|--------|--------|-----------|
| 6 bits | 5 bits | 5 bits | 16 bits |

lw \$t0, 20(\$s1)

| special | \$s1 | \$t0 | 20 |
|------------------|------------------|-----------------|---------------------|
| 23 ₁₆ | 11 ₁₆ | 8 ₁₆ | 14 ₁₆ |
| 100011 | 10001 | 01000 | 0000 0000 0001 0100 |

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

1000 1101 0001 0001 0000 0000 0001 0100₂ = 8D110014₁₆

I-format Example



| op | rs | rt | Immediate |
|----|----|----|-----------|
|----|----|----|-----------|

6 bits

5 bits

5 bits

16 bits

addi \$s1, \$s2, 20

| special | \$s2 | \$s1 | 20 |
|---------|------|------|----|
|---------|------|------|----|

| 8 ₁₆ | 12 ₁₆ | 11 ₁₆ | 14 ₁₆ |
|-----------------|------------------|------------------|------------------|
|-----------------|------------------|------------------|------------------|

| | | | |
|--------|-------|-------|---------------------|
| 001000 | 01000 | 10001 | 0000 0000 0001 0100 |
|--------|-------|-------|---------------------|

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

0010 0001 0001 0001 0000 0000 0001 0100₂ = 21110014₁₆

I-format Example

| op | rs | rt | Immediate |
|--------|--------|--------|-----------|
| 6 bits | 5 bits | 5 bits | 16 bits |


beq \$t0,\$s1, Exit_

| special | \$t0 | \$s1 | Label Exit_ |
|-----------------|-----------------|------------------|--|
| 4 ₁₆ | 8 ₁₆ | 11 ₁₆ | Let Address of Exit_ =14 ₁₆ |
| 000100 | 01000 | 10001 | 0000 0000 0001 0100 |

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$t8-\$t9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |

0001 0001 0001 0001 0000 0000 0001 0100₂ = 11110014₁₆

MIPS J-format Instructions



- **Instruction fields**
 - **op:** operation code (opcode)
 - **Immediate:** Offset Address

J-format Example

| op | Immediate |
|--------|-----------|
| 6 bits | 26 bits |

j Fin

| special | Address to jump |
|----------|------------------------------------|
| 2_{16} | Address of Fin Label e-g: 8_{16} |
| 000010 | 00 0000 0000 0000 0000 0000 1000 |

0000 1000 0000 0000 0000 0000 0000 1000₂ = 08000008₁₆

J-format Example

| op | Immediate |
|--------|-----------|
| 6 bits | 26 bits |

jal Fin

| special | Address to jump |
|----------|------------------------------------|
| 3_{16} | Address of Fin Label e-g: 8_{16} |
| 000011 | 00 0000 0000 0000 0000 0000 1000 |

0000 1100 0000 0000 0000 0000 0000 1000₂ = 0C000008₁₆

Example (Adding all up)

Convert the following C-Code into MIPS assembly and later convert it into MIPS Machine instruction.

do

{

g= g+ A[i];

i = i + j;

}while(i != h) ;

g, h, i, j, A
\$s1, \$s2, \$s3, \$s4,\$s5



Machine to Assembly

Examples

❖ 0x02324020

`add $t0,$s1,$s2`

❖ 0x8E680020

`lw $t0, 32($s3)`

❖ 0x02F3482A

`slt $t1,$s7,$s3`