




# **Computer Organization & Architecture**


# Agenda...

- Understanding ALU
- Building Control Unit


# Single Cycle Processor Datapath



# When does everything happen?



# What do we need to control?



Almost all of the information we need is in the instruction!



# The ALU control



ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

- R-type instructions perform AND, OR, add, subtract, slt etc..
- Add operation is also performed by memory reference instructions (lw, sw)



# How do we generate ALU control input?

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	and	0000
R-type	10	OR	100101	or	0001
R-type	10	set on less than	101010	set on less than	0111

- ALU control input is generated using two different signals
  - ALUOp
  - Instruction function field



# Setting the ALU controls

- The instruction Opcode and Function give us the info we need
  - For R-type instructions, Opcode is zero, function code determines ALU controls
    - For I-type instructions, Opcode determines ALU controls

New control signal: **ALUOp** is 00 for memory, 01 for Branch, and 10 for R-type

Instruction	Opcode	ALUOp	Funct. Code	ALU action	ALU control	
					sub	op
add	R-type	10	100000	add	0	10
sub	R-type	10	100010	subtract	1	10
and	R-type	10	100100	and	0	00
or	R-type	10	100101	or	0	01
SLT	R-type	10	101010	SLT	1	11
load word	LW	00	xxxxxx	add	0	10
store word	SW	00	xxxxxx	add	0	10
branch equal	BEQ	01	xxxxxx	subtract	1	10


# Controlling the ALU



**ALUOp** is determined by Opcode -  
separate logic will generate **ALUOp**

For **ALUOp** = 00 or 01,  
function code is unused

<b>ALUOp</b>	<b>F<sub>5</sub></b>	<b>F<sub>4</sub></b>	<b>F<sub>3</sub></b>	<b>F<sub>2</sub></b>	<b>F<sub>1</sub></b>	<b>F<sub>0</sub></b>	<b>Function</b>	<b>ALU Ctrl</b>	
00	x	x	x	x	x	x	Add	0	10
x1	x	x	x	x	x	x	Sub	1	10
1x	x	x	0	0	0	0	Add	0	10
1x	x	x	0	0	1	0	Sub	1	10
1x	x	x	0	1	0	0	And	0	00
1x	x	x	0	1	0	1	Or	0	01
1x	x	x	1	0	1	0	SLT	1	11



Since **ALUOp** can only be 00, 01, or 10, we don't care what **ALUOp<sub>0</sub>** is when **ALUOp<sub>1</sub>** is 1

A 6-input truth table - use standard minimization techniques

# Designing main control unit



Field	0	rs	rt	rd	shamt	funct
Bit positions	31:26	25:21	20:16	15:11	10:6	5:0

a. R-type instruction


Field	35 or 43	rs	rt	address
Bit positions	31:26	25:21	20:16	15:0

b. Load or store instruction

Field	4	rs	rt	address
Bit positions	31:26	25:21	20:16	15:0

c. Branch instruction

- Op code always contained in 31:26
- Registers to be read rs, rt specified at 25:21, 20:16. True for all instructions except load
- Base register for load and store is rs
- 16 bit offset is in position 15:0
- Destination register is either rd for R-type (15:11) or rt (20:16) for load instruction




# Inside the control oval(Main Control Unit)


Instruction	Opcode	0:Reg 1:Imm		1:Mem 0:ALU		0:Rt 1:Rd		1:Branch 00:Mem 01:Branch 10:R-type	
		Reg Write	ALU Src	Mem To Reg	Reg Dest	Mem Read	Mem Write	PCSrc	ALUOp
R-format	000000	1	0	0	1	0	0	0	10
LW	100011	1	1	1	0	1	0	0	00
SW	101011	0	1	x	x	0	1	0	00
BEQ	000100	0	0	x	x	0	0	1	01

- This control logic can be decoded in several ways:
  - Random logic, PLA, PAL
- Just build hardware that looks for the 4 opcodes
  - For each opcode, assert the appropriate signals


**Note: BEQ must also check the zero output of the ALU...**

# Control Unit Implementation










# Datapath with Control Unit



# Implementing jumps

Field

000010

address

Bit positions

31:26

25:0

