

EGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes



Instruction	Format	ор	rs	rt	rd	shamt	funct	address
add	R	0	reg	reg	reg	0	32 _{ten}	n.a.
sub (subtract)	R	0	reg	reg	reg	0	34 _{ten}	n.a.
add immediate	I	8 _{ten}	reg	reg	n.a.	n.a.	n.a.	constant
ไพ (load word)	I	35 _{ten}	reg	reg	n.a.	n.a.	n.a.	address
sw (store word)	I	43 _{ten}	reg	reg	n.a.	n.a.	n.a.	address

FIGURE 2.5 MIPS instruction encoding. In the table above, "reg" means a register number between 0 and 31, "address" means a 16-bit address, and "n.a." (not applicable) means this field does not appear in this format. Note that add and sub instructions have the same value in the op field; the hardware uses the funct field to decide the variant of the operation: add (32) or subtract (34).

Name	Format			Exan	nple		Comments	
add	R	0	18	19	17	0	32	add \$s1,\$s2,\$s3
sub	R	0	18	19	17 0 34		34	sub \$s1,\$s2,\$s3
addi	I	8	18	17	100			addi \$s1,\$s2,100
lw	I	35	18	17	100			lw \$s1,100(\$s2)
SW	I	43	18	17		100		sw \$s1,100(\$s2)
Field size		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	R	op	rs	rt	rd shamt funct		funct	Arithmetic instruction format
I-format	1	ор	rs	rt	address			Data transfer format

FIGURE 2.6 MIPS architecture revealed through Section 2.5. The two MIPS instruction formats so far are R and I. The first 16 bits are the same: both contain an *op* field, giving the base operation; an *rs* field, giving one of the sources; and the *rt* field, which specifies the other source operand, except for load word, where it specifies the destination register. R-format divides the last 16 bits into an *rd* field, specifying the destination register; the *shamt* field, which Section 2.6 explains; and the *funct* field, which specifies the specific operation of R-format instructions. I-format combines the last 16 bits into a single *address* field.



MIPS instructions	Name	Format	Pseudo MIPS	Name	Format
add	add	R	move	move	R
subtract	sub	R	multiply	mult	R
add immediate	addi	I	multiply immediate	multi	I
load word	1w	I	load immediate	1i	I
store word	SW	I	branch less than	blt	- 1
load half	1 h	I	branch less than		
load half unsigned	1 hu	I	or equal	ble	
store half	sh	I	branch greater than	bgt	- 1
load byte	1 b	I	branch greater than		
load byte unsigned	1 bu	I	or equal	bge	I
store byte	sb	I			
load linked	11	I			•
store conditional	sc	I]		
load upper immediate	lui	I]		
and	and	R]		
or	or	R]		
nor	nor	R	1		
and immediate	andi	I]		
or immediate	ori	I]		
shift left logical	sII	R]		
shift right logical	srl	R]		
branch on equal	beq	I]		
branch on not equal	bne	I]		
set less than	s1t	R	1		
set less than immediate	slti	I]		
set less than immediate unsigned	sltiu	I			
jump	j	J			
jump register	jr	R	1		
jump and link	jal	J	1		

FIGURE 2.44 The MIPS instruction set covered so far, with the real MIPS instructions on the left and the pseudoinstructions on the right. Appendix A (Section A.10) describes the full MIPS architecture. Figure 2.1 shows more details of the MIPS architecture revealed in this chapter. The information given here is also found in Columns 1 and 2 of the MIPS Reference Data Card at the front of the book.



6

MIPS assembly language

Category	Instruction	E	xample	Meaning	Comments
	add	add	\$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow detected
	subtract	sub	\$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow detected
	add immediate	addi	\$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow detected
	add unsigned	addu	\$s1,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three operands; overflow undetected
	subtract unsigned	subu	\$s1,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three operands; overflow undetected
	add immediate unsigned	addiu	\$s1,\$s2,100	\$s1 = \$s2 + 100	+ constant; overflow undetected
	move from coprocessor register	mfc0	\$sl,\$epc	\$s1 = \$epc	Copy Exception PC + special regs
Arithmetic	multiply	mult	\$s2,\$s3	Hi, Lo = \$s2 x \$s3	64-bit signed product in Hi, Lo
	multiply unsigned	multu	\$s2,\$s3	Hi, Lo = \$s2 x \$s3	64-bit unsigned product in Hi, Lo
	divide	div	\$s2,\$s3	Lo = \$s2 / \$s3, Hi = \$s2 mod \$s3	Lo = quotient, Hi = remainder
	divide unsigned	divu	\$s2,\$s3	Lo = \$s2 / \$s3, Hi = \$s2 mod \$s3	Unsigned quotient and remainder
	move from Hi	mfhi	\$ sl	\$s1 = Hi	Used to get copy of Hi
	move from Lo	mflo	\$ s1	\$s1 = Lo	Used to get copy of Lo
	load word	1w	\$s1,20(\$s2)	\$s1 - Memory[\$s2 + 20]	Word from memory to register
	store word	SW	\$s1,20(\$s2)	Memory[\$s2 + 20] - \$s1	Word from register to memory
	load half unsigned	1hu	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	store half	sh	\$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data	load byte unsigned	1bu	\$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
transfer	store byte	sb	\$s1.20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11	\$s1,20(\$s2)	\$s1 = Memory(\$s2 + 20)	Load word as 1st half of atomic swa
	store conditional word	SC	\$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1-0 or 1	Store word as 2nd half atomic swap
	load upper immediate	lui	\$s1.100	\$s1 - 100 * 2 ¹⁶	Loads constant in upper 16 bits
	AND	AND	\$s1.\$s2.\$s3	\$s1 - \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	OR	OR	\$s1,\$s2,\$s3	\$s1 - \$s2 \$s3	Three reg. operands; bit-by-bit OR
	NOR	NOR	\$s1,\$s2,\$s3	\$s1 = ~ (\$s2 \$s3)	Three reg. operands; bit-by-bit NOR
Lasiaal	AND immediate	ANDi	\$s1,\$s2,100	\$s1 = \$s2 & 100	Bit-by-bit AND with constant
Logical					*
	OR immediate	ORi	\$s1,\$s2,100	\$\$1 - \$\$2 100	Bit-by-bit OR with constant
	shift left logical	s11	\$s1,\$s2,10	\$\$1 - \$\$2 << 10	Shift left by constant
	shift right logical	srl	\$s1,\$s2,10	\$\$1 - \$\$2 >> 10	Shift right by constant
	branch on equal	beq	\$s1,\$s2,25	if $(\$s1 = \$s2)$ go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne	\$s1,\$s2,25	if (\$s1 != \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Condi	set on less than	slt	\$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; two's complement
Condi- tional branch	set less than immediate	slti	\$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1; else \$s1=0	Compare < constant; two's complement
	set less than unsigned	sltu	\$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1=0	Compare less than; natural number
	set less than immediate unsigned	sltiu	\$s1,\$s2,100	if (\$s2 < 100) \$s1 = 1; else \$s1 = 0	Compare < constant; natural number
Uncondi-	jump	j	2500	go to 10000	Jump to target address
tional	jump register	jr	\$ra	go to \$ra	For switch, procedure return
jump	jump and link	ial	2500	\$ra = PC + 4; go to 10000	For procedure call

FIGURE 3.12 MIPS core architecture. The memory and registers of the MIPS architecture are not included for space reasons, but this section added the Hi and Lo registers to support multiply and divide. MIPS machine language is listed in the MIPS Reference Data Card at the front of this book



MIPS core instructions	Name	Format	MIPS arithmetic core	Name	Format
add	add	R	multiply	mult	R
add immediate	addi	I	multiply unsigned	multu	R
add unsigned	addu	R	divide	div	R
add immediate unsigned	addiu	1	divide unsigned	divu	R
subtract	sub	R	move from Hi	mfhi	R
subtract unsigned	subu	R	move from Lo	mflo	R
AND	AND	R	move from system control (EPC)	mfc0	R
AND immediate	ANDi	1	floating-point add single	add.s	R
OR	OR	R	floating-point add double	add.d	R
OR immediate	ORi	1	floating-point subtract single	sub.s	R
NOR	NOR	R	floating-point subtract double	sub.d	R
shift left logical	s11	R	floating-point multiply single	mul.s	R
shift right logical	sr1	R	floating-point multiply double	mul.d	R
load upper immediate	lui	1	floating-point divide single	div.s	R
load word	1 w	1	floating-point divide double	div.d	R
store word	SW	1	load word to floating-point single	lwc1	1
load halfword unsigned	1 hu	1	store word to floating-point single	swc1	1
store halfword	sh	1	load word to floating-point double	1dc1	1
load byte unsigned	1 bu	1	store word to floating-point double	sdc1	1
store byte	s b	1	branch on floating-point true	bc1t	1
load linked (atomic update)	11	1	branch on floating-point false	bc1f	1
store cond. (atomic update)	SC	1	floating-point compare single	c.x.s	R
branch on equal	beq	1	(x = eq, neq, lt, le, gt, ge)		
branch on not equal	bne	1	floating-point compare double	c.x.d	R
jump	j	J	(x = eq, neq, lt, le, gt, ge)		
jump and link	jal	J			
jump register	jr	R			
set less than	s1t	R			
set less than immediate	slti	I			
set less than unsigned	sltu	R			
set less than immediate unsigned	sltiu	1	1		

FIGURE 3.26 The MIPS instruction set. This book concentrates on the instructions in the left column. This information is also found in columns 1 and 2 of the MIPS Reference Data Card at the front of this book.




Remaining MIPS-32	Name	Format	Pseudo MIPS	Name
exclusive or (rs ⊕ rt)	xor	R	absolute value	abs
exclusive or immediate	xori	I	negate (signed or <u>u</u> nsigned)	negs
shift right arithmetic	sra	R	rotate left	rol
shift left logical variable	sllv	R	rotate right	ror
shift right logical variable	srlv	R	multiply and don't check oflw (signed or uns.)	mu1s
shift right arithmetic variable	srav	R	multiply and check oflw (signed or uns.)	mulos
move to Hi	mthi	R	divide and check overflow	div
move to Lo	mt1o	R	divide and don't check overflow	divu
load halfword	1h	I	remainder (signed or <u>u</u> nsigned)	rems
load byte	1b	I	load immediate	1i
load word left (unaligned)	1w1	I	load address	1a
load word right (unaligned)	1wr	I	load double	1d
store word left (unaligned)	sw1	I	store double	sd
store word right (unaligned)	swr	I	unaligned load word	ulw
load linked (atomic update)	11	I	unaligned store word	usw
store cond. (atomic update)	SC	I	unaligned load halfword (signed or <u>u</u> ns.)	u1hs
move if zero	movz	R	unaligned store halfword	ush
move if not zero	movn	R	branch	b
multiply and add (S or <u>u</u> ns.)	madds	R	branch on equal zero	beqz
multiply and subtract (S or uns.)	msub\$	I	branch on compare (signed or <u>u</u> nsigned)	bx <i>s</i>
branch on ≥ zero and link	bgeza1	I	(x = lt, le, gt, ge)	
branch on < zero and link	bltzal	1	set equal	seq
jump and link register	jalr	R	set not equal	sne
branch compare to zero	bxz	I	set on compare (signed or <u>u</u> nsigned)	S X S
branch compare to zero likely	bxz1	I	(x = lt, le, gt, ge)	
(x = 1t, 1e, gt, ge)			load to floating point (<u>s</u> or <u>d</u>)	1. <i>f</i>
branch compare reg likely	bx1	I	store from floating point (<u>s</u> or <u>d</u>)	s.f
trap if compare reg	tx	R		
trap if compare immediate	txi	- 1		
(x = eq, neq, 1t, 1e, gt, ge)				
return from exception	rfe	R		
system call	syscal1	- 1		
break (cause exception)	break	I		
move from FP to integer	mfc1	R		
move to FP from integer	mtc1	R		
FP move (s or d)	mov.f	R		
FP move if zero (s or d)	movz.f	R		
FP move if not zero (s or d)	movn.f	R		
FP square root (s or d)	sqrt.f	R		
FP absolute value (s or d)	abs. f	R		
FP negate (s or d)	neg.f	R		
FP convert (w, s, or d)	cvt. <i>f.f</i>	R		
FP compare un (s or d)	c.xn.f	R		

Format rd,rs rd,rs rd,rs,rt rd,rs,rt rd,rs,rt rd,rs,rt rd,rs,rt rd,rs,rt rd,rs,rt rd,imm rd,addr rd,addr rd,addr rd,addr rd,addr rd,addr rd,addr Label rs,L rs,rt,L

rd,rs,rt rd,rs,rt rd,rs,rt

rd,addr rd,addr





MIPS Reference Data



•	Nei	er	ence Data		
CORE INSTRUCTION					OPCODE
NAME ADDRESSO		FOR-			/ FUNCT
NAME, MNEMO		MAT R		(1)	(Hex) 0/20 _{hex}
565,7.5	add		R[rd] = R[rs] + R[rt]	11.6	
Add Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	8 _{hex}
Add Imm. Unsigned		Ι	R[rt] = R[rs] + SignExtImm	(2)	9 _{hex}
Add Unsigned	addu	R	R[rd] = R[rs] + R[rt]		$0/21_{\mathrm{hex}}$
And	and	R	R[rd] = R[rs] & R[rt]		$0/24_{\rm hex}$
And Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)	$c_{ m hex}$
Branch On Equal	beq	Ι	if(R[rs]==R[rt]) PC=PC+4+BranchAddr	(4)	$4_{ m hex}$
Branch On Not Equal	bne	Ι	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	$5_{ m hex}$
Jump	j	J	PC=JumpAddr	(5)	$2_{\rm hex}$
Jump And Link	ja1	J	R[31]=PC+8;PC=JumpAddr	(5)	$3_{ m hex}$
Jump Register	jr	R	PC=R[rs]		0 / 08 _{hex}
Load Byte Unsigned	lbu	Ι	R[rt]={24'b0,M[R[rs] +SignExtImm](7:0)}	(2)	24 _{hex}
Load Halfword Unsigned	lhu	Ι	R[rt]={16'b0,M[R[rs] +SignExtImm](15:0)}	(2)	$25_{ m hex}$
Load Linked	11	I	R[rt] = M[R[rs] + SignExtImm]	(2,7)	$30_{ m hex}$
Load Upper Imm.	lui	I	$R[rt] = \{imm, 16'b0\}$		f_{bex}
Load Word	1w	I	R[rt] = M[R[rs]+SignExtImm]	(2)	
Nor	nor	R	$R[rd] = \sim (R[rs] R[rt])$	(_)	0 / 27 _{hex}
Or	or	R	R[rd] = R[rs] R[rt]		0 / 25 _{hex}
Or Immediate	ori	I	R[rt] = R[rs] ZeroExtImm	(3)	d _{hex}
Set Less Than	slt	R	R[rd] = (R[rs] < R[rt])?1:0	(0)	0 / 2a _{hex}
Set Less Than Imm.	slti	I	R[rt] = (R[rs] < R[rt]) ? 1 . 0 R[rt] = (R[rs] < SignExtImm)? 1	. 0.00	
Set Less Than Imm. Unsigned	sltiu	1	R[rt] = (R[rs] < SignExtImm) ? 1:0	(2,6)	$\mathbf{a}_{ ext{hex}}$ $\mathbf{b}_{ ext{hex}}$
Set Less Than Unsig.	oltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	
		R		(6)	0 / 00 _{hex}
Shift Left Logical	sll		$R[rd] = R[rt] \ll shamt$		
Shift Right Logical	sr1	R	R[rd] = R[rt] >> shamt		0 / 02 _{hex}
Store Byte	sb	Ι	M[R[rs]+SignExtImm](7:0) = R[rt](7:0) M[R[rs]+SignExtImm] R[rt]	(2)	$28_{ m hex}$
Store Conditional	sc	Ι	M[R[rs]+SignExtImm] = R[rt]; R[rt] = (atomic)?1:0	(2,7)	$38_{ m hex}$
Store Halfword	sh	Ι	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	29 _{hex}
Store Word	SW	Ι	M[R[rs]+SignExtImm] = R[rt]	(2)	2b _{hex}
Subtract	sub	R	R[rd] = R[rs] - R[rt]	(1)	
Subtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]		$0/23_{\mathrm{hex}}$
	(2) Sign (3) Zero (4) Bran (5) Jum (6) Ope	nExtI oExtI nchA ipAderands	se overflow exception mm = { 16{immediate[15]}, imm mm = { 16{1b'0}, immediate } ddr = { 14{immediate[15]}, imme fir = { PC+4[31:28], address, 2'v se considered unsigned numbers (v set&set pair, R[rt] = 1 if pair atom	ediate, 50 } s. 2's c	2'b0 } omp.)

BASICII	NSTRUCTIO	N FORMA	TS		
R	opcode	rs	rt	rd	shamt

07							
26	25	21	20	16	15		
opcode					add	lress	
	•	opcode	•		•	•	• • • • • • • • • • • • • • • • • • • •

(7) Atomic test&set pair; R[rt] = 1 if pair atomic, 0 if not atomic

	ARITHMETIC CORE I	INSTRUCTION	SET
a a			

ARITHMETIC CO	RE INS	TRU		OPCODE
		FOR		/ FUNCT
NAME, MNEMO		MAI		(Hex)
Branch On FP True	bc1t	FI	if(FPcond)PC=PC+4+BranchAddr (4)	
Branch On FP False	bc1f	FI	if(!FPcond)PC=PC+4+BranchAddr(4)	11/8/0/
Divide	div	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt]	0///1a
Divide Unsigned	divu	R	Lo=R[rs]/R[rt]; Hi=R[rs]%R[rt] (6)	0///1b
FP Add Single	add.s	FR	F[fd] = F[fs] + F[ft]	11/10//0
FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} + {F[ft],F[ft+1]}$	11/11//0
FP Compare Single	cx.s*	FR	FPcond = (F[fs] op F[ft])? 1:0	11/10//y
FP Compare Double	cx.d*	FR	FPcond = $({F[fs],F[fs+1]}) op$ ${F[ft],F[ft+1]})?1:0$	11/11//y
			==, <, or <=) (y is 32, 3c, or 3e)	
FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]	11/10//3
FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} / {F[ft],F[ft+1]}$	11/11//3
FP Multiply Single	mul.s	FR	F[fd] = F[fs] * F[ft]	11/10//2
FP Multiply Double	mul.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} * {F[ft],F[ft+1]}$	11/11//2
FP Subtract Single	sub.s	FR	F[fd]=F[fs] - F[ft]	11/10//1
FP Subtract Double	sub.d	FR	${F[fd],F[fd+1]} = {F[fs],F[fs+1]} - {F[ft],F[ft+1]}$	11/11//1
Load FP Single	lwc1	I	F[rt]=M[R[rs]+SignExtImm] (2)	31//
Load FP Double	ldc1	I	F[rt]=M[R[rs]+SignExtImm]; (2) F[rt+1]=M[R[rs]+SignExtImm+4]	35///
Move From Hi	mfhi	R	R[rd] = Hi	0 ///10
Move From Lo	mflo	R	R[rd] = Lo	0 ///12
Move From Control	mfc0	R	R[rd] = CR[rs]	10/0//0
Multiply	mult	R	$\{Hi,Lo\} = R[rs] * R[rt]$	0///18
Multiply Unsigned	multu	R	$\{Hi,Lo\} = R[rs] * R[rt] $ (6)	
Shift Right Arith.	sra	R	R[rd] = R[rt] >>> shamt	0///3
Store FP Single	swc1	I	M[R[rs]+SignExtImm] = F[rt] (2)	39///
Store FP Double	sdcl	I	$\begin{split} &M[R[rs] + SignExtImm] = F[rt]; \\ &M[R[rs] + SignExtImm + 4] = F[rt+1] \end{split}$	3d///

FLOATING-POINT INSTRUCTION FORMATS

FR	opce	ode	fmt		ft	fs	fd	funct
	31	26 2	25	21 20	16	15 11	10 6	5 0
FI	opco	ode	fmt		ft		immediate	e
	31	26 2	25	21 20	16	15		0

PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
Branch Less Than	blt	if(R[rs] < R[rt]) PC = Label
Branch Greater Than		if(R[rs]>R[rt]) PC = Label
Branch Less Than or Equal	ble	$if(R[rs] \le R[rt]) PC = Label$
Branch Greater Than or Equal	bge	$if(R[rs] \ge R[rt]) PC = Label$
Load Immediate	11	R[rd] = immediate
Move	move	R[rd] = R[rs]

REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design. 4th ed.







	op	rs	rt	rd	shamt	funct
_	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)

R-format Example



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
	add	\$t0, \$s	1, \$s2		

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

spec	ial	\$s1	\$s2	\$tO	0	add
0		17	18	8	0	32
0000	00	10001	10010	01000	00000	100000

 $00000010001100100100000000100000_2 = 02324020_{16}$

R-format Example



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

and \$t8, \$s4, \$s5

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

special	\$s4	\$ s5	\$t8	0	and
0	14 ₁₆	15 ₁₆	18 ₁₆	0	24 ₁₆
000000	10100	10101	11000	00000	100100

0000 0010 1001 0101 1100 0000 0010 $0100_2 = 0295C024_{16}$

R-format Example



ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

sll \$t2, \$s0, 4

	NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
	\$zero	0	The Constant Value 0	N.A.
	\$at	1	Assembler Temporary	No
	\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
	\$a0-\$a3	4-7	Arguments	No
	\$t0-\$t7	8-15	Temporaries	No
	\$s0-\$s7	16-23	Saved Temporaries	Yes
	\$t8-\$t9	24-25	Temporaries	No
	\$k0-\$k1	26-27	Reserved for OS Kernel	No
	\$gp	28	Global Pointer	Yes
	\$sp	29	Stack Pointer	Yes
	\$fp	30	Frame Pointer	Yes
7	\$ra	31	Return Address	Yes

special	0	\$ s0	\$t2	4	0
0	0	16	10	4	0
000000	00000	10000	01000	00100	000000

0000 0000 0001 0000 0100 0001 0000 0000₂ = 00104100_{16}





op	rs	rt	Immediate
6 bits	5 bits	5 bits	16 bits

Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- Immediate: Offset Address or Immediate value

I-format Example

100011



					,	, ,	
0.0	ro	r. 1	Immodiata	NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
op	rs	rt	Immediate	\$zero	0	The Constant Value 0	N.A.
	1			\$at	1	Assembler Temporary	No
6 bits	5 bits	5 bits	16 bits	\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
				\$a0-\$a3	4-7	Arguments	No
	$1 \cdot \cdot \cdot \cdot \cdot + 0 = 20 \cdot (4 \cdot 1)$					Temporaries	No
lw \$t0, 20(\$s1)					16-23	Saved Temporaries	Yes
					24-25	Temporaries	No
				\$k0-\$k1	26-27	Reserved for OS Kernel	No
				\$gp	28	Global Pointer	Yes
				\$sp	29	Stack Pointer	Yes
	Φ-4	M 10	00	\$fp	30	Frame Pointer	Yes
special	\$s1	\$t0	20	\$ra	31	Return Address	Yes
<u> </u>	<u> </u>						
				1			
23 ₁₆	11 ₁₆	8 ₁₆	14 ₁₆			- 1	

0000 0000 0001 0100

1000 1101 0001 0001 0000 0000 0001 $0100_2 = 8D110014_{16}$

01000

10001

I-format Example

001000

01000

10001



				I			
op	rs	rt	Immediate	NAME	NUMBER	USE	PRESERVED ACROSS A CALL?
O la !4 a	□ la!4 a		40 14-	\$zero	0	The Constant Value 0	N.A.
6 bits	5 bits	5 bits	16 bits	\$at	1	Assembler Temporary	No
				\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
				\$a0-\$a3	4-7	Arguments	No
	addi	\$s1, \$	s2 20	\$t0-\$t7	8-15	Temporaries	No
	addi	42T, 4	32, 20	\$s0-\$s7	16-23	Saved Temporaries	Yes
				\$t8-\$t9	24-25	Temporaries	No
				\$k0-\$k1	26-27	Reserved for OS Kernel	No
				\$gp	28	Global Pointer	Yes
				\$sp	29	Stack Pointer	Yes
	<u></u>	Φ-4	20	\$fp	30	Frame Pointer	Yes
special	\$s2	\$ s1	20	\$ra	31	Return Address	Yes
8 ₁₆	12 ₁₆	11 ₁₆	14 ₁₆				

0000 0000 0001 0100

0010 0001 0001 0001 0000 0000 0001 $0100_2 = 21110014_{16}$

I-format Example



	op	rs	rt	Immediate
_	6 hits	5 hits	5 hits	16 hits

beq \$t0,\$s1, Exit_

NAME	NUMBER	USE	PRESERVEDACROSS A CALL?
\$zero	0	The Constant Value 0	N.A.
\$at	1	Assembler Temporary	No
\$v0-\$v1	2-3	Values for Function Results and Expression Evaluation	No
\$a0-\$a3	4-7	Arguments	No
\$t0-\$t7	8-15	Temporaries	No
\$s0-\$s7	16-23	Saved Temporaries	Yes
\$t8-\$t9	24-25	Temporaries	No
\$k0-\$k1	26-27	Reserved for OS Kernel	No
\$gp	28	Global Pointer	Yes
\$sp	29	Stack Pointer	Yes
\$fp	30	Frame Pointer	Yes
\$ra	31	Return Address	Yes

special	\$tO	\$ s1	Label Exit_		
4 ₁₆	8 ₁₆	11 ₁₆	Let Address of Exit_ =14 ₁₆		
000100	01000	10001	0000 0000 0001 0100		

0001 0001 0001 0000 0000 0001 $0100_2 = 11110014_{16}$

MIPS J-format Instructions



ор	Immediate
6 bits	26 bits

- Instruction fields
 - op: operation code (opcode)
 - Immediate: Offset Address

J-format Example



ор	Immediate
6 bits	26 bits
	i Fin

special	Address to jump				
2 ₁₆	Address of Fin Label e-g: 8 ₁₆				
000010	00 0000 0000 0000 0000 1000				

0000 1000 0000 0000 0000 0000 1000 $_2$ = 08000008 $_{16}$

J-format Example



ор	Immediate
6 bits	26 bits

jal Fin

special	Address to jump				
3 ₁₆	Address of Fin Label e-g: 8 ₁₆				
000011	00 0000 0000 0000 0000 1000				

0000 1100 0000 0000 0000 0000 0000 1000 $_2$ = 0C000008 $_{16}$






Convert the following C-Code into MIPS assembly and later convert it into MIPS Machine instruction.

```
do
{
  g= g+ A[i];
  i = i + j;
}while(i != h);
```

```
g, h, i, j, A
$s1, $s2, $s3, $s4,$s5
```





Examples

* 0x02324020

add \$t0,\$s1,\$s2

* 0x8E680020

Iw \$t0, 32(\$s3)

* 0x02F3482A

slt \$t1,\$s7,\$s3