Computer Organization and Architecture

Lecture Contents

- Multi cycle implementation of MIPS processor
- Designing the control unit of a Multi cycle MIPS processor

Issues with single cycle implementation

- Clock cycle must have same length for every instruction
- Clock cycle length is determined by longest instruction in ISA
- Time is wasted for instructions that could complete in shorter time
- Although CPI is one, but overall performance will be bad
- For very simple ISA: single cycle implementation is valid
- For complex ISA: solution is multi cycle implementation

Example

Operation times for

Memory unit = 200 ps

ALU and adders = 100 ps

Register file (read or write) = 50ps

Assume other control units have no delay

Two implementations under consideration

- 1. Every instruction operates in one clock cycle of fixed length
- Every instruction executes in one clock cycle of variable length

There are 25% loads, 10% stores, 45% ALU instructions, 15% branches, 5% jumps


Example solution

Instruction class	Functional units used by the instruction class					
R-type	Instruction fetch	Register access	ALU	Register access		
Load word	Instruction fetch	Register access	ALU	Memory access	Register access	
Store word	Instruction fetch	Register access	ALU	Memory access		
Branch	Instruction fetch	Register access	ALU			
Jump	Instruction fetch					

Instruction class	Instruction memory	Register read	ALU operation	Data memory	Register write	Total
R-type	200	50	100	0	50	400 ps
Load word	200	50	100	200	50	600 ps
Store word	200	50	100	200		550 ps
Branch	200	50	100	0		350 ps
Jump	200					200 ps

Multi cycle implementation


- Multi cycle design allows
 - Different instructions to take different number of clock cycles
 - To share different functional units within the execution of single instruction
 - An abstract view of multi cycle MIPS implementation




Differences with single cycle implementation

- Single memory unit used for both instruction and data
- Single ALU rather than three ALUs
- One or more registers are added after every major functional unit
- Registers are used to hold data that might be needed in later clock cycles
- Position of registers determined by
 - What combinational units fit in one clock cycle (memory access, register access, ALU)
 - What data is needed in later clock cycles


Multi cycle MIPS implementation with MUXs



MIPS multi cycle implementation with control lines



Complete multi cycle MIPS implementation



Actions of the 1-bit control signals

Signal name	Effect when deasserted	Effect when asserted
RegDst	The register file destination number for the Write register comes from the rt field.	The register file destination number for the Write register comes from the rd field.
RegWrite	None.	The general-purpose register selected by the Write register number is written with the value of the Write data input.
ALUSrcA	The first ALU operand is the PC.	The first ALU operand comes from the A register.
MemRead	None.	Content of memory at the location specified by the Address input is put on Memory data output.
MemWrite	None.	Memory contents at the location specified by the Address input is replaced by value on Write data input.
MemtoReg	The value fed to the register file Write data input comes from ALUOut.	The value fed to the register file Write data input comes from the MDR.
IorD	The PC is used to supply the address to the memory unit.	ALUOut is used to supply the address to the memory unit.
IRWrite	None.	The output of the memory is written into the IR.
PCWrite	None.	The PC is written; the source is controlled by PCSource.
PCWriteCond	None.	The PC is written if the Zero output from the ALU is also active.

Actions of the 2-bit control signals

Signal name	Value (binary)	Effect
ALUOp	00	The ALU performs an add operation.
	01	The ALU performs a subtract operation.
	10	The funct field of the instruction determines the ALU operation.
ALUSrcB	00	The second input to the ALU comes from the B register.
_	01	The second input to the ALU is the constant 4.
	10	The second input to the ALU is the sign-extended, lower 16 bits of the IR.
	11	The second input to the ALU is the sign-extended, lower 16 bits of the IR shifted left 2 bits.
PCSource	00	Output of the ALU (PC + 4) is sent to the PC for writing.
	01	The contents of ALUOut (the branch target address) are sent to the PC for writing.
	10	The jump target address (IR[25:0] shifted left 2 bits and concatenated with PC + 4[31:28]) is sent to the PC for writing.


Breaking instruction execution into clock cycles


Mainly five steps

- Instruction fetch step
- Instruction decode and register fetch step
- Execution, memory address computation, or branch completion
- Memory access, or R-type completion
- Memory read completion step

Instruction fetch


- Send the PC to memory as the address and perform a write to IR
- Also increment PC by 4 and store new value in PC register
- The new PC should not look up instruction memory until we are done with instruction execution
- Assert or de-assert relevant control signals






Instruction decode


- We don't know yet instruction type (we'll know in execution phase)
- Perform actions that are applicable on all types of instructions
- Two registers are read and values stored in A and B.
 Reading is not harmful even if it is unnecessary.
- Compute the branch address using PC+4+16 bit offset and store result in ALUOut






Execution, memory address computation or branch completion

- In this cycle operation to be performed is determined
- ALU performs one of four operations
 - Memory reference
 - Arithmetic logic instruction (R-type)
 - Branch
 - Jump
- Note that branch operation is completed by the end of cycle 3
- R-type, memory reference instructions are still pending



Memory access or R-type instruction completion

- Load or store instructions access memory
- Arithmetic-logic instruction writes data to register
- Value retrieved from memory is stored in MDR to be used in next clock cycle
- At the end of this cycle, the R-type and store instruction are complete



Memory read completion


Memory read: the value read from memory (and latched in the memory data register) is now written into the register file

Summary:

Branches and jumps: 3 cycles

ALU, stores: 4 cycles

Memory access: 5 cycles



Summary

Step name	Action for R-type instructions	Action for memory- reference instructions	Action for branches	Action for jumps	
Instruction fetch	IR <= Memory[PC] PC <= PC + 4				
Instruction decode/register fetch	A <= Reg [IR[25:21]] B <= Reg [IR[20:16]] ALUOut <= PC + (sign-extend (IR[15:0]) << 2)				
Execution, address computation, branch/jump completion	ALUOut <= A op B	ALUOut <= A + sign-extend (IR[15:0])	if (A == B) PC <= ALUOut	PC <= {PC [31:28], (IR[25:0]],2'b00)}	
Memory access or R-type completion	Reg [IR[15:11]] <= ALUOut	Load: MDR <= Memory[ALUOut] or Store: Memory [ALUOut] <= B			
Memory read completion		Load: Reg[IR[20:16]] <= MDR			

Average CPI

Now we can compute average CPI for a program: if the given program is composed of loads (25%), stores (10%), branches (13%), and ALU ops (52%), the average CPI is


$$0.25 \times 5 + 0.1 \times 4 + 0.13 \times 3 + 0.52 \times 4 = 4.12$$

You can break this CPU design into shorter cycles, for example, a load would then take 10 cycles, stores 8, ALU 8, branch 6 → average CPI would double, but so would the clock speed, the net performance would remain roughly the same

Defining the control of multi cycle implementation

 Multi cycle control is specified through finite state machine (FSM)


Remember FSMs??




FSM of MIPS multi cycle control

- FSM of MIPS control will be divided into 5 states
- Initial two states will be same for all the instructions
- Step 3 through 5 will depend on the opcode
- After execution of last state, FSM will return to initial state


Step name	Action for R-type instructions	Action for memory- reference instructions	Action for branches	Action for jumps		
Instruction fetch	IR <= Memory[PC] PC <= PC + 4					
Instruction decode/register fetch	A <= Reg [IR[25:21]] B <= Reg [IR[20:16]] ALUOut <= PC + (sign-extend (IR[15:0]) << 2)					
Execution, address computation, branch/jump completion	ALUOut <= A op B	ALUOut <= A + sign-extend (IR[15:0])	if (A == B) PC <= ALUOut	PC <= {PC [31:28], (IR[25:0]],2'b00)}		
Memory access or R-type completion	Reg [IR[15:11]] <= ALUOut	Load: MDR <= Memory[ALUOut] or Store: Memory [ALUOut] <= B				
Memory read completion		Load: Reg[IR[20:16]] <= MDR				



FSM for IF/ID portions




FSM for controlling memory reference instructions





FSM for R-type instructions

- Registers are read from instruction register file
- According to Op code, operation (add, sub etc..) is performed
- Result taken from ALUOut register and written into register file




FSM for branch/jump instruction






Complete FSM




Finite State Machines (FSM)

- State diagrams are representations of FSM
 - Two types
 - Mealy FSM
 - Moore FSM
 - Difference
 - How output is determined
- Mealy FSM
 - Output depends on input and state
 - Output is not synchronized with clock
 - Can have temporarily unstable output
- Moore FSM
 - Output depends only on state

Mealy vs. Moore FSM




Moore Machine




Mealy FSM

- Output based on state and present input
 - Output changes during transition




Moore FSM

- Output based on state only
 - Output is associated with state



Mealy vs. Moore FSM



Design of Sequential Circuits

- How can we design a sequential circuit?
 - For instance, a circuit that detects 3 or more consecutive 1's in input

Design procedure

- 1. Derive state diagram from description
- 2. Reduce number of states if necessary
- 3. Assign binary values to states
- 4. Obtain binary coded state table (transition table)
- 5. Choose type of flip-flops
- 6. Derive flip-flop input equations and output equations
- 7. Draw logic diagram

State Assignment

- States are represented by flip-flop values in circuit
 - Need to encode state in binary
- What is the minimum number of flip-flops that are necessary to encode m states?
 - Need at least $log_2(m)$ bits
- Many possible encodings
- Terminology:
 - "State table" uses uncoded states
 - "Transition table" uses coded states


State	Binary	Gray	One-hot
а	000	000	00001
b	001	001	00010
С	010	011	00100
d	011	010	01000
е	100	110	10000

- Circuit specification:
 - Design a circuit that outputs a 1 when three consecutive 1s have been applied to input, and 0 otherwise
- Step 1: derive state diagram
 - What should a state represent?
 - "number of 1's seen so far"
 - Moore or Mealy FSM?
 - Both possible
 - Chose Moore to simplify diagram
 - State diagram:
 - State S₀: zero 1s detected
 - State S₁: one 1 detected
 - State S₂: two 1s detected
 - State S₃: three 1s detected

- Step 2: reduce number of states
 - State table

current	next	next state	
state	x=0	x=1	
S ₀	S ₀	S ₁	0
S ₀	S ₀	S_2 S_3	0
S ₂	S ₀		0
S ₂ S ₃	S ₀	S_3	1

- Which states are equivalent?
 - None no state reduction possible
- Step 3: state assignment
 - How many flip-flops?
 - Two



- Step 4: Binary coded state table
 - Name flip-flops A and B

current	state	next state				output
		x=0		x=1		
Α	В	Α	В	Α	В	
0	0	0	0	0	1	0
0	1	0	0	1	0	0
1	0	0	0	1	1	0
1	1	0	0	1	1	1

- Step 5: Choose type of flip-flops
 - D flip-flop
 - Characteristic equation: $Q(t+1)=D_Q$

- Step 6: derive flip-flop input equations and output equation
 - Use state table


$$- A(t+1) = D_A(A,B,x)$$
$$= \Sigma(3,5,7)$$

$$- B(t+1) = D_B(A,B,x)$$
$$= \Sigma(1,5,7)$$

$$- y(A,B,x) = \Sigma(6,7)$$
or $y(A,B) = \Sigma(3)$

current	state	input	next	state	output
Α	В	Х	Α	В	у
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

- Step 6b: minimize equations
 - $A(t+1) = \Sigma(3,5,7)$
 - $B(t+1) = \Sigma(1,5,7)$
 - $-y(A,B) = \Sigma(3) easy: y = AB$
 - Karnaugh maps for A and B




• Step 7: Circuit diagram

$$-D_A = Ax + Bx$$

$$-D_B = Ax + B'x$$

$$-Y = AB$$




Sequential Circuit Design (FSM Approach)

- Example 1 (review) sequence detector
 - Design a circuit that outputs a 1 when a sequence "111" has been applied to input, and 0 otherwise

$S_{0}/0$ $S_{1}/0$ $S_{1}/0$ $S_{2}/0$

Steps

- 1: derive state diagram
- 2: reduce number of states
- 3: encode the states
- 4: create state table
- 5: choose flip-flop type
- 6: derive and minimize FF and output equations (use D FFs)
- 7: construct circuit diagram




State Reduction

- Step 2 in the FSM design process: state reduction
 - Some states are equivalent
 - Have same next state and produce same output under same input
 - Can be merged together to minimize the number of states


State Reduction

- What do equivalent states "look like"?
 - State diagram: arrows from two states go to same next state and output is the same
 - State table: next state and output entry is same
 - <u>State equations:</u>
 - Q₁(t+1)...Q_n(t+1) and output is the same for two different Q₁(t)...Q_n(t) for all inputs
- Which representation is easier to handle?
 - State table

Reduce, if possible, the following state diagram



• State diagram → State table



Next	State	Output		
x = 0	x = 1	x = 0	<i>x</i> = 1	
а	b	0	0	
c	d	0	0	
a	d	0	0	
e	f	0	1	
a	f	0	1	
g	f	0	1	
а	f	0	1	
	x = 0 a c a e a g	$ \begin{array}{ccc} c & d \\ a & d \\ e & f \\ \hline $	x = 0 x = 1 $x = 0$ $x = 0$ $x = 0$ $x = 0$ 0 0 0 0 $e f 0$ $e f 0$ $g f 0$	

	Next :	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
а	а	b	0	0	
b	c	d	0	0	
c	a	d	0	0	
d	e	f	0	1	
e	а	f	0	1	
f	e	f	0	1	


	Next :	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
а	а	b	0	0	
b	c	d	0	0	
C	а	d	0	0	
d	e	f	0	1	
е	а	f	0	1	
f	е	f	0	1	



	Next S	State	Output		
Present State	x = 0	x = 1	x = 0	x = 1	
а	а	b	0	0	
b	C	d	0	0	
c	а	d	0	0	
d	e	d	0	1	
e	а	d	0	1	

	Next	State	Out	out
Present State	x = 0	x = 1	x = 0	x = 1
а	а	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	а	d	0	1

State Diagram Comparison



Excitation Tables

- D flip-flops are the easiest to handle
 - State equations are same as input equations
- What about JK and T flip-flops
 - Necessary to derive a relationship between state table and input equations
- JK flip-flop excitation table


Q(t)	Q(t = 1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

T flip-flop excitation table

Q(t)	Q(t=1)	T
0	0	0
0	1	1
1	0	1
1	1	0


Design a 3-bit binary counter


- How many states?
 - Eight
- How many flip-flops?
 - Three
- Which flip-flop?
 - T flip-flop




Present State		Next State			Flip-Flop Inputs			
A ₂	A ₁	A ₀	A ₂	A ₁	A ₀	T _{A2}	<i>T</i> _{A1}	T _{A0}
0	0	0	0	0	1	0	0	1
O	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	1	1
1	1	1	0	0	0	1	1	1

Minimization using K-maps





Circuit diagram



Present State		Input	Next State		Flip-Flop Inputs			
A	В	x	A	В	JA	K _A	Jв	K _B
0	0	0	0	0	o	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	1	0	1	X	X	1
0	1	1	0	1	0	X	\mathbf{X}	0
1	O	0	1	0	X	O	0	X
1	0	1	1	1	X	0	1	\mathbf{X}
1	1	0	1	1	X	0	X	0
1	1	1	0	0	X	1	X	1

