



## COMSATS University Islamabad, Lahore Campus

### Assignment 4 – FALL 2024

Course Title:	Computer Organization & Architecture				Course Code:	CPE 343	Credit Hours:	4(3,1)
Course Instructor:	Dr. Muhammad Naeem Awais				Program Name:	BCE		
Semester:	5 <sup>th</sup>	Batch:	FA22	Section:	A, B	Date Given:	20 <sup>th</sup> December, 2024	
Submission Date:	24 <sup>th</sup> December, 2024				Maximum Marks:	20		
Name:					Registration Number:			
<b><u>Important Instructions / Guidelines:</u></b> <ul style="list-style-type: none"><li>• Draw neat schematics wherever needed</li><li>• Do your own work, PLAGARISM will be graded as ZERO</li><li>• No late submission.</li></ul>								

#### Question 1: [CLO4-PLO3-C3] [20 Marks]

Set associative caches are implemented for a high-performance in memory hierarchy to processors. Below is a list of 32-bit memory address reference, given as word addresses:

25, 170, 222, 103, 60, 106, 63, 113, 101, 123, 150, 11, 56, 70, 88, 90, 43

- Compute** the final cache contents for an 8-way set associative cache with 4 word blocks and a total size of 128 blocks?
- Use LRU replacement. For each reference identify the index bits, the tag bits, the block offset bits, and if it is a hit or a miss.
- Draw a block diagram of the mentioned cache.
- Compute** the miss penalty and average memory access time of this cache if the above mentioned cache takes 150 ns to return the first word of a block and 10 ns for each subsequent word. Assume this cache has hit rate of 80 % and has hit latency of 5 ns.