# Memory Interfacing with 8088 Microprocessor

#### **Fundamentals**


- Address decoding
- Glue logic
- Type of memory (RAM or ROM)
- Memory map
- Labelling the schematic
- Reverse engineering the schematic (determining memory map, memory size and type of memory etc.)

## Interfacing Read-Only Memory


#### Some facts to know


- In 8086 and 8088 CPUs, CS is FFFFH and IP is 0000H upon reset.
- So FFFF0H location must be found in ROM and should contain the first instruction
- As ROM cannot be written to, so WE pin is not available on ROM chips.

#### Interfacing a single ROM chip



#### 74LS138 3x8 Complementary Decoder






### Interfacing Random Access Memory

#### Recall the SRAM

- > Data Bus
- > Address Bus
- Order of memory
- Control Bus or Control Lines (OE', WR', CS'(CE' or ME')
- ➤ Power lines (Vcc and GND)
- ➤ Tri-state or Z-state or High-impedance

#### Interfacing single SRAM chip



#### **Truth Table of 74LS138**

Inputs													
Enable			Selection			Outputs							
G1	G2A	G2B	С	В	A	00	01	02	03	04	05	06	07
X	X	1	X	X	X	1	1	1	1	1	1	1	1
X	1	X	X	X	X	1	1	1	1	1	1	1	1
0	X	X	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	0	0	1	1	1	1	0	1	1	1
1	0	0	1	0	1	1	1	1	1	1	0	1	1
1	0	0	1	1	0	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0

