
1- 64-bit CLA:

Output and wave simulation

```
# At time
                            0, a =
                                                                                 0, cin = 0, sum =
                                                                                                                      0, cout = 0, {cout, sum} =
# At time
                        100000, a =
                                                      15, b =
                                                                                10, cin = 0, sum =
                                                                                                                                                                  25
                                                                                                                     25, cout = 0, {cout, sum} =
# At time
                        20000, a =
                                                      15, b =
                                                                                10, cin = 1, sum =
                                                                                                                     26, cout = 0, {cout, sum} =
# At time
                        30000, a = 18446744073709551615, b =
                                                                                 1, cin = 0, sum =
                                                                                                                      0, cout = 1, {cout, sum} = 18446744073709551616
# At time
                        40000, a = 18446744073709551615, b =
                                                                                 1, cin = 1, sum =
                                                                                                                      1, cout = 1, {cout, sum} = 18446744073709551617
# At time
                        50000, a = 1311768467463790320, b = 18364758544493064720, cin = 0, sum = 1229782938247303424, cout = 1, {cout,sum} = 19676527011956855040
# At time
                        60000, a = 1311768467463790320, b = 18364758544493064720, cin = 1, sum = 1229782938247303425, cout = 1, {cout,sum} = 19676527011956855041
# Break in Module 64 bit hierarchical Carry look ahead adder tb at C:/altera/13.1/modelsim ase/examples/projects/p1/64-bit hierarchical Carry look ahead adder.v line 60
```




FPGA Utilization

ALM contains two 4-input LUTs

	Resource	Usage
1	Estimate of Logic utilization (ALMs needed)	102
2		
3		166
1	7 input functions	0
2	6 input functions	38
3	5 input functions	31
4	4 input functions	19
5	<=3 input functions	78
4		
5	Dedicated logic registers	0
6		
7	I/O pins	194
8	Total DSP Blocks	0
9	Maximum fan-out node	_64_bit_carry_look_ahead:cla four_bit_carry_look_ahead:cla5 c[3]~1
10	Maximum fan-out	6
11	Total fan-out	920
12	Average fan-out	1.66

worst case delay is 33.807 ns

ALUT can be 4,5,6 or 7-input LUT (flexible)



2- N-bit CLA:

Output and wave simulation

```
# At time
                             0, a =
                                                       0, b =
                                                                                 0, cin = 0, sum =
                                                                                                                      0, cout = 0, {cout, sum} =
# At time
                                                                                10, cin = 0, sum =
                         100000. a =
                                                                                                                     25, cout = 0, {cout, sum} =
# At time
                         20000. a =
                                                                                10, cin = 1, sum =
                                                                                                                     26, cout = 0, {cout, sum} =
# At time
                         30000, a = 18446744073709551615, b =
                                                                                 1, cin = 0, sum =
                                                                                                                      0, cout = 1, {cout, sum} = 18446744073709551616
# At time
                                                                                 1, cin = 1, sum =
                         40000, a = 18446744073709551615, b =
                                                                                                                      1, cout = 1, {cout, sum} = 18446744073709551617
# At time
                         50000, a = 1311768467463790320, b = 18364758544493064720, cin = 0, sum = 1229782938247303424, cout = 1, {cout,sum} = 19676527011956855040
                         60000, a = 1311768467463790320, b = 18364758544493064720, cin = 1, sum = 1229782938247303425, cout = 1, {cout,sum} = 19676527011956855041
# Break in Module N bit hierarchical carry look ahead adder tb at C:/altera/13.1/modelsim ase/examples/projects/p2/N-bit hierarchical carry look ahead adder.v line 61
```



FPGA Utilization and Delay

Analysis & Synthesis Resource Usage Summary		
	Resource	Usage
1	Estimate of Logic utilization (ALMs needed)	82
2		
3	→ Combinational ALUT usage for logic	129
1	7 input functions	0
2	6 input functions	35
3	5 input functions	14
4	4 input functions	14
5	<=3 input functions	66
4		
5	Dedicated logic registers	0
6		
7	I/O pins	194
8	Total DSP Blocks	0
9	Maximum fan-out node	N_bit_carry_look_ahead:cla c[2]
10	Maximum fan-out	4
11	Total fan-out	762
12	Average fan-out	1.47

worst case delay is 32.535 ns

