

Zewail City for Science and Technology Nanotechnology Engineering Spring Year 5 2021-2022

Physical Design & EDA Algorithms NANENG 503

Final Project Report:

Minimum-Cut Placement Algorithm

Submitted To:

Dr. Ahmed Rezk Eng. Passant Ibrahim Eng. Mahmoud Aref

Report By:

John Wafeek Saber 201701287 Abdullah Shabaan 201700419

Introduction

In integrated circuit design and hardware implementation, there are many developed algorithms that deals with netlist/design components placement onto the physical chip. Placement algorithms can be implemented by many different techniques such as Partitioning-based algorithms, analytic techniques and stochastic algorithms.




Figure 1 Partitioning Schemes

We are demonstrating the Min-cut placement algorithm which is a partitioning-based algorithm that incorporates the KL Algorithm in each partitioning step.

Implementation:

- The header and program files are submitted with commentary explaining all functions used
- The Min-Cut placement function is generic and is not specific to some kind or number of netlist, it can do as many cuts up to 15 (4h).
- There is an extra work done to optimize the estimated wire length but it is specific only to 2x4 grids.
- The results below shows the placement of the netlist file named: netlist_small_no_hypernets.txt

Algorithm




Figure 2 We use Alternating cutline direction




Figure 3 Step1





Figure 4 Step2

Results

```
Number of Lines: 8
 Number of Pins: 0
 Number of Gates: 8
Gate 1 Name: A1 IN1: Q1 IN2: Q2 OUT: S1
Gate 2 Name: O1 IN1: Q2 IN2: Q3 OUT: S2
Gate 3 Name: X1 IN1: S3 IN2: S4 OUT: S5
Gate 4 Name: I1 IN1: S2 IN2: OUT: S4
Gate 5 Name: A2 IN1: Q3 IN2: S3 OUT: S6
Gate 6 Name: F1 IN1: S1 IN2: Clk1 OUT: Q4
Gate 7 Name: F2 IN1: S5 IN2: Clk1 OUT: Q5
Gate 8 Name: X2 IN1: Q4 IN2: Q5 OUT: S7
 Gate 1 Name: A1
 Connectivity Matrix:
A2
                                          0
                                                                        0
 ||-----| Applying Kernighan-Lin (KL) Algorithm
 -> Best configuration after 2 Pass(es):
 Partition A [1]:
 Gate 1 Name: F1
Gate 2 Name: F2
 Gate 3 Name: A1
Gate 4 Name: X2
 Partition B [1]:
 Gate 1 Name: X1
 Gate 2 Name: A2
 Gate 3 Name: 01
 Gate 4 Name: I1
 ||-----| Applying Kernighan-Lin (KL) Algorithm ---------------------------------
 -> Best configuration after 2 Pass(es):
 Partition A [2a]:
 Gate 1 Name: A1
 Gate 2 Name: F1
 Partition B [2a]:
 Gate 1 Name: X2
 Gate 2 Name: F2
 ||-----| Applying Kernighan-Lin (KL) Algorithm ---------------------------------
 -> Best configuration after 1 Pass(es):
 Partition A [2b]:
 Gate 1 Name: 01
 Gate 2 Name: A2
 Partition B [2b]:
 Gate 1 Name: X1
Gate 2 Name: I1
```

```
||------Applying Kernighan-Lin (KL) Algorithm ----------|
-> Best configuration after 1 Pass(es):
Partition A [3a]:
Gate 1 Name: F1
Partition B [3a]:
Gate 1 Name: A1
||-----| Applying Kernighan-Lin (KL) Algorithm
 -> Best configuration after 1 Pass(es):
Partition A [3b]:
Gate 1 Name: F2
Partition B [3b]:
Gate 1 Name: X2
 -> Best configuration after 1 Pass(es):
Partition A [3c]:
Gate 1 Name: A2
Partition B [3c]:
Gate 1 Name: 01
-> Best configuration after 1 Pass(es):
Partition A [3d]:
Gate 1 Name: I1
Partition B [3d]:
Gate 1 Name: X1
||-----|
```

Figure 5 Min Cut results






Figure 6 Final refinement