

Daffodil International University

Daffodil Smart City (DSC), Savar, Dhaka

Department of Computing and Information System

Semester Project on

Computer Architecture and Organization [CIS - 131]

Semester Fall-2024

Prepared By	Submitted To
Name: Abdullah ID: 241-16-008 Batch: 19 (A) Department of CIS	Name: Mr. Israfil Designation: Lecturer Department of CIS Daffodil International University

Acknowledgement

I express my heartfelt gratitude to the Almighty Allah (SWT) for guiding me throughout this project and providing me the strength to complete it.

I would like to extend my sincere appreciation to my teacher, Mr. Israfil Sir, for providing me with the opportunity to work on this project and for his valuable guidance and feedback that have helped me grow and learn.

I would also like to thank my parents for their unwavering support, encouragement, and motivation throughout my academic journey. Their love and belief in me have been my biggest source of inspiration.

I am grateful to Daffodil International University for providing me with an environment that has helped me develop my knowledge and skills.

Lastly, I would like to dedicate this project to those who are differently abled and have a thirst for knowledge. Their determination and resilience are a true inspiration to us all.

Contents

Theory Part:

Task 1	4
Q1	4
Q2	6
Q3	8
Task 2	10
Q4	10
Q5	12
Q6	15
Q7	17
Q8	19

Theory Paret

Task 1:

On Do you believe Mr. Israfil's mention of the topics he will covere during the Fall 2029 semester is sufficient to teach students about computer architecture and organization. Justify your answers with proper explanation.

Ans:

Yes, it appears that the topics Mr. Israfil designed for the Computer Arzchitecture and Organization (CAO) course will give students a solid foundation in the field. Herre's why:

- 1. Basic Components and Arachiteeture: Foundation of computer systems.
- 2. Eight Ideas of computer Architecture: key design principles.
- 3. CPU Pereformance Analysis and number Representa : Craucial for system optimization.
- 4. Digital Logic Circuits: Includes essential components like multiplexers and flip-flops. 5. Pipielining Techniques: Per foremance optimization.

Justification:

Mrs. Isrcafil's plan preovides a solid foundation but lacks depth some arreas. Adding more topic will better equiq students to analyze, design and optimize computers system for future challenges.

Q2. How do you differentiate between

Circuit-1 and Circuit-2? Give your answer with

proper explanation based on the scenario.

Ans:

Circuit-1: It is combinational circuit.

Components: Multiplexer, De-Multiplexer, Encoder, Decoders, Half-Adders, Full-Addars.

Pumpose: Used for data mouting, and thmetic operation and encoding/decoding of signal.

Functionality: Focuses on manipulating input signals based on control signals to produce desirced output.

Circut-2: 1t is sequential circuit.

Components: Flip-Flops, Registers, counters purpose: Used for storing, transferring

and counting binary information

921

Functionality: Focuses on state retention, memory and sequential operations.

differences between Circuit-1 and Circuit-2:

Feature	Circcuit-1	Circcuit-2
Type of Circcuit	Combinational Logic	Sequential Logic
Dependency	Output depends only on current input	Output depends on input and stored state.
use of memory	No memorry elements	
Example Circuits	Basic arithmetic logic units (ALUS), multiplexers	Shift megisters, binary counters, stole machines

93. Why Computers use 2's complement in respiresenting signed integers? Briefly explain with example.

Ans:

Computer use 2's complement for signed integer representation due to its simplicity in hardware implentation, efficient arithmetic operation and ele elimination of ambiguity in representing zero.

Use 2's complement for signed integers because:

- 1. It unquely represent zero.
- 2. Negative numbers are easy to generate. (invert bits, add 1)
- 3. The sign bit (MSB) is simple: O=positive, 1= negative.

Example of 2's Complement:

let's take a 4-bit representation.

Positive number Representation:

Negative numbers Representation:

= 1011

-6 in 2's complement is 1011

Additional Example:

Adding +5 and -5 should give 0:

0101+1011 =0000

This 2's complement effectively handles positive and negative are threatic with some binary addition operation

Task ?:

94: How do the students convert 32-bibs

JEEE 754 Floating Point Representation?

Calcutation is needed based on the scenario.

Ans:

Lost 2 digits of my students 1D is -08
So, number would be (0825.50)

Now let's finds out the binary of the number 0825.50

$$\frac{1st \quad step:}{2825-1} (0825) 10^{2} (1100 1110 01),$$

2/206-0

B4-1

2nd step:

Therefore,

3rd step:

Exponent

we know,

$$E-127=10$$

 $\Rightarrow E-127=9$
 $\Rightarrow E=9+127$
 $=(1.36)_{10}$
 $=(1000 1000)_{2}$

Step 4:

Fraction value:

0100 0100 0110 0111 0011 0000

Os. Visualize the designed circuit (simplification is done k-map) that is made by Mr. Salman using different logic gates.

Ans:


Lionel Messi jersey numbers 10 and Mushfigure Rahim jersey numbers is 18.

Therefore.

F(A,B,C,D) = \(\int(0,1,3,6,7,8,10,11,13,16)\)

Number of variables = 4

 $1.2^n = 2^9 = 16 cells.$



We found I group and 3 pairs from here.


[Always unchanged items will be taken

1

Paire-3

The simplified expression would be FzBD+B'c'D'+A'B'D+

Our Circuit Diagram would be,



Question-6:

Visualize the designed circuit (simplification is done by k-map) that is made by Mrc.

Abdullah using different logic gades.

Ans:

Oriven variables 4.

A (MSB), B,C,D

:. 2n = 29 = 16 Cells.

Now The output F should be high(1) when A = 0 and a others inputs are also O.

lets check ours conditions.

F	condition(Y/N)	D	C	B	A
0	N(3 10w's)	0	0	0	0
1	Y(2 10w's)		0	0	0
1	Y (2 low's)	0	1	0	0
0	N(J low)	7	1	0	0
7	Y (2 102"3)	0	0	7	0
0	TV (1 100's)	1	0		0
0	N(1 lows)	0	1	1	0
0	N(0 10w/s)	1	1	1	0
0	A=1 50 F=0	×	×	×	1


Our k-map would be:

AB 00	00	01	11	10
00	0	1	0	٦.
ړه	1	ව	0	0
91	0	0	0	0
10	0	0	0	0

Conly F=1 will be taken]

The resulting simplified expressions from the K-map would be:


Our Circuit Diogram would be:



On: How Full Adders can be implement using Two Half Adders and OR Grote.

Ans:

Implementation of Full adders using ? half adders:



1. Firest Half adders:

Imput: A, B

Output: S1 = A +B , C1 = A.B

2. Second Holf Adders:

Input: Si, Cin

Output: 8 = Si Cin, C2 = 31. Cin

3. OR Grate:

Input: C1, C2

Output: C1 + C2

Outputs:

Sum: A & B & Cin

Cout: $(A \cdot B) + (Cin \cdot (A \oplus B))$

98. What is the purpose of the last topic that Mr. Is reafil will continue after Mid-term exam in computer architecture?

Breiefly describe with example.

Ans:

The last topic that Mrs. Israfil will cover after the mid-tersm exam in the computers Arachitecture and Organization is "pipelining techniques."

Purpose of Pipeling Techniques:

Pipelining techniques used in the design of more modern processors to improve their performance. It allows multiple instruction to be processed simultaneously by breaking down the execution pathway into distinct stages. Each stage completes a paret of the

D12-1

instrauction, and different instrauctions can be in different stages of execution at the same time.

Example:

Consider a simple instruction pipeline with three stages:

1. Fetch 2. Pecode 3. Execute.

considers two instraction:

1. Add (a,b) 2. Sub (C, D) without pipelining:

elining:		1+ 1 dian 2
Cycle	Instruction 1	Instrauction 2
1	F	and distinct and an administration are any account of the Art Subservey Conference and account of the Art Subservey
2	D	
3	E	
4		F
Б		D
6		E

with pipelining:

	1 2/1/201	stage2	stage 3
cycle	Stages	7600	
1	FI		
2,	₽ F2_	DI	
3	6	D2	ET
9			EL

significantly imporving perstormance