

Nested Interrupt Vector Controller

Lecture 5


This material is developed by IMTSchool for educational use only All copyrights are reserved



Definition of Exception

Exceptions are events which are generated asynchronously either from inside the core itself or from the external peripherals. In general any even that disturb the normal behavior of the processor is an exception.

Interrupts are used with exceptions from the external peripherals. In other words interrupt is nothing but an exception external to the processor core.





Nested Vectored Interrupt Controller


The Nested Vectored Interrupt Controller **NVIC** is an integrated part of the Cortex M3/M4 processor. It is closely linked to the CPU core logic and Its control registers are accessible as **memory mapped**. It provides the following features:

- 1. Nested interrupt support
- 2. Vectored interrupt support
- 3. Dynamic priority changes support
- 4. Reduction of interrupt latency
- 5. Interrupt masking

The NVIC controls the interrupts as well as the system exceptions. The NVIC can be accessed in the System Control Space (SCS) address range, which is memory location *OxE000E000*. Most of the interrupt control/status registers are accessible only in *privileged mode*, except the Software Trigger Interrupt register (STIR), which can be set up to be accessible in user mode.



Nested Vectored Interrupt Controller





Interrupt Flags and Configurations


Pending Flag	Active Flag	State
0	0	Interrupts are not working, or executing.
0	1	ISR is only running.
1	0	Interrupt is Pending (waiting), disable NVIC or GIE as an example
1	1	ISR is being serviced, another interrupt is waiting from the same source or ISR is being interrupted by higher priority interrupt.



Interrupt Configuration

Each interrupt has a set of basic configurations through NVIC which are:

- 1. Enable
- 2. Clear Enable
- 3. Set Pending
- 4. Clear Pending
- 5. Active status
- 6. Priority level





Enable Interrupt Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	SETENA[31:16]														
rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SETENA[15:0]														
rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs

Bits 31:0 SETENA[31:0]: Interrupt set-enable bits.

Write:

0: No effect

1: Enable interrupt

Read:

0: Interrupt disabled1: Interrupt enabled.

Note

If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.



Enable Clear Enable Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CLRENA[31:16]														
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CLRENA[15:0]														
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:0 CLRENA[31:0]: Interrupt clear-enable bits.

Write:

0: No effect

1: Disable interrupt

Read:

0: Interrupt disabled

1: Interrupt enabled.

<u>Note</u>

Writing 1 to an ICPR bit does not affect the active state of the corresponding interrupt.



Set Pending Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	SETPEND[31:16]														
rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SETPEND[15:0]														
rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs	rs

Bits 31:0 **SETPEND[31:0]**: Interrupt set-pending bits

Write:

0: No effect

1: Changes interrupt state to pending

Read:

0: Interrupt is not pending

1: Interrupt is pending

<u>Note</u>

Writing 1 to the ISPR bit corresponding to an interrupt that is pending:

– has no effect.

Writing 1 to the ISPR bit corresponding to a disabled interrupt:

sets the state of that interrupt to pending.



Clear Pending Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	CLRPEND[31:16]														
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	CLRPEND[15:0]														
rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1	rc_w1

Bits 31:0 CLRPEND[31:0]: Interrupt clear-pending bits

Write:

0: No effect

1: Removes the pending state of an interrupt

Read:

0: Interrupt is not pending

1: Interrupt is pending

Note

A bit reads as 1 if the status of the corresponding interrupt is active or active and pending.



Interrupt Active Bit Register

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ACTIVE[31:16]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ACTIVE[15:0]														
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Bits 31:0 ACTIVE[31:0]: Interrupt active flags

0: Interrupt not active

1: Interrupt active

<u>Note</u>

A bit reads as 1 if the status of the corresponding interrupt is active or active and pending.



Interrupt Priority

1- Define Number of *Groups* and Number of *Sub Priorities*

The AIRCR provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system.

To write to this register, you must write 0x5FA to the VECTKEY field, otherwise the processor ignores the write.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	VECTKEYSTAT[15:0](read)/ VECTKEY[15:0](write)														
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ENDIA NESS		Rese	erved		F	PRIGROU	Р	Reserved					SYS RESET REQ	VECT CLR ACTIVE	VECT RESET
r					rw	rw	rw						w	w	w

PRIGROUP -	Interrupt	priority level value,	Number of			
[2:0]	Binary point ⁽¹⁾	Group priority bits	Subpriority bits	Group priorities	Sub priorities	
0b011	0bxxxx	[7:4]	None	16	None	
0b100	0bxxx.y	[7:5]	[4]	8	2	
0b101	0bxx.yy	[7:6]	[5:4]	4	4	
0b110	0bx.yyy	[7]	[6:4]	2	8	
0b111	0b.yyyy	None	[7:4]	None	16	



Interrupt Priority

1- Assign a priority for each interrupt

The IPR0-IPR16 registers provide a 4-bit priority field for each interrupt. These registers are byte-accessible. Each register holds four priority fields, that map to four elements in the interrupt priority array IP[0] to IP[67]

IPRm	IP[4m+3]	IP[4m+2]	IP[4m+1]	IP[4m]
÷				
IPR0	IP[3]	IP[2]	IP[1]	IP[0]




Vector Table

Position	Priority	Type of priority	Acronym	Description	Address
-	-	ı	-	Reserved	0x0000_0000
-	-3	fixed	Reset	Reset	0x0000_0004
-	-2	fixed	NMI	Non maskable interrupt. The RCC Clock Security System (CSS) is linked to the NMI vector.	0×0000_0008
-	-1	fixed	HardFault	All class of fault	0x0000_000C
-	0	settable	MemManage	Memory management	0x0000_0010
-	1	settable	BusFault	Pre-fetch fault, memory access fault	0x0000_0014
-	2	settable	UsageFault	Undefined instruction or illegal state	0x0000_0018
-	1	1	-	Reserved	0x0000_001C - 0x0000_002B
-	3	settable	SVCall	System service call via SWI instruction	0×0000_002C
-	4	settable	Debug Monitor	Debug Monitor	0x0000_0030
-	-	-	-	Reserved	0x0000_0034
-	5	settable	PendSV	Pendable request for system service	0×0000_0038
-	6	settable	SysTick	System tick timer	0x0000_003C
0	7	settable	WWDG	Window Watchdog Interrupt	0x0000_0040
1	8	settable	PVD	PVD through EXTI Line detection interrupt	0x0000_0044
2	9	settable	TAMPER	Tamper Interrupt	0x0000_0048
3	10	settable	RTC	RTC global Interrupt	0x0000_004C
4	11	settable	FLASH	Flash global Interrupt	0x0000_0050
5	12	settable	RCC	RCC global Interrupt	0x0000_0054
6	13	settable	EXTI0	EXTI Line0 Interrupt	0x0000_0058
7	14	settable	EXTI1	EXTI Line1 Interrupt	0x0000_005C
8	15	settable	EXTI2	EXTI Line2 Interrupt	0x0000_0060
9	16	settable	EXTI3	EXTI Line3 Interrupt	0x0000_0064




Software Grouping



There is a difference between Software priority and Hardware priority, the hardware priority is the connection order of the NVIC pins with interrupts whereas the Software interrupt from 0 to 66 can be configured by the programmer.




Stacking and Unstacking






TAIL-CHAINING





LATE ARRIVALS







www.imtschool.com



ww.facebook.com/imaketechnologyschool/

This material is developed by IMTSchool for educational use only All copyrights are reserved