

Embedded Systems Interfacing


Lecture Fifteen

12C Serial Communication

This material is developed by IMTSchool for educational use only All copyrights are reserved



### Communication protocols






### 12C concept

#### What is I2C?

- <u>Inter-Integrated Circuit</u> I<sup>2</sup>C (Pronounced Two C or Squared C), is a serial communication protocol at which the devices are hooked up to the I2C bus with just *two wires*.
- It is sometimes referred to as Two Wire Interface, or the TWI
- Devices could be the CPU, IO Peripherals like ADC, or any other device which supports the I2C protocol.
- All the devices connected to the bus are classified as either being Master or Slave.




### 12C features






### 12C Bus Interface





### 12C Bus Interface



#### **Serial Data Line (SDA)**

The Serial Data Line (SDA) is the data line. All the data transfer among the devices takes place through this line.

#### Serial Clock Line (SCL)

The Serial Clock Line (SCL) is the serial clock. I2C is a synchronous protocol, and hence, SCL is used to synchronize all the devices and the data transfer together. The active master is the responsible for driving this line.



□ SDA and SCL are open-drain (also called open-collector) lines. □ Normal IO Line (Called Push Pull Line) can be derived to GND by writing digital 0 (Pull) or can be derived to VCC by writing 1 (Push) Open Drain Line can be derived only to GND by writing digital 0. Writing digital 1 on open drain line makes it floating. Open Drain lines are used to implement open drain bus. Allowing many devices to be connected on one line, see the following example.






Looking to that bus and considering that Node 1, 2 and 3 can write on it. If the bus is Push Pull bus, then it can be derived to GND or to VCC, what would happen if Node 1 derived the bus to GND and Node 2 derived the bus to VCC?!


The same line would have a connection to GND and a connection to VCC at the same time which makes a short circuit on the power source! The network would be damaged

Node 1	Node 2	Result on Line
0	0	GND
1	1	VCC
0	1	Short
1	0	SHOLL
		Circuit









#### **Dominant Bit**

A bit that appears on the bus if any node writes it. In our system the 0 is the dominant

#### **Recessive Bit**

A bit that appears on the bus if all nodes write it. In our system the 1 is the recessive



#### Master and Slave



- ©Controls the SCL and generate the clock.
- ©Starts and stops data transfer.
- ©Controls addressing of other devices.
- **O**Determines data transfer direction.

Slave


- Device address by master.
- Timing is controlled by the clock line.



# Start and Stop Conditions

☐ Start condition: A high to low transition on SDA when SCL is high


□ Stop condition: A low to high transition on SDA when SCL is high





# Data Transfer

- ✓ Every Byte put on SDA must be 8 bit long
- ✓ Each Byte followed by Acknowledge bit by the receiver
- ✓ Transfer- MSB to LSB
- ✓ When SCL is low- Data can be transfer "to avoid the start and stop conditions"





# 12C Addressing

- Each node has a unique 7 (or 10) bit address
- Peripherals often have fixed and programmable address portions
- ✓ The first byte (immediately after the START condition) contains the I2C slave address.
- ✓ The last bit of the I2C address is a data direction bit).

### **SLAVE ADDRESS**

R/W

#### Addresses starting with 0000 or 1111 have special functions:-

0000000 Is a General Call Address


0000001 Is a Null (CBUS) Address

1111XXX Address Extension

**1111**111 Address Extension – Next Bytes are the Actual Address



# First Byte in Data Transfer



R/Wr

0 – Slave written to by Master

1 – Slave read by Master

**ACK** – Generated by the slave whose address has been output.



## Acknowledgements

- From Slave to Master Transmitter:
  - After address received correctly
  - After data byte received correctly
- From Slave to Master Receiver:
  - Never (Master Receiver generates ACK)
- From Master Transmitter to Slave:
  - Never (Slave generates ACK)
- From Master Receiver to Slave:
  - After data byte received correctly



# full Data frame


- 1. Start Condition
- 2. Slave address + R/W

Slave acknowledges with ACK

3. All data bytes


Each followed by ACK

4. Stop Condition






# Master writing to a Slave





# Master reading from a Slave





### Multi Master Arbitration

If two or more masters are initiating a frame at the same time, they goes into arbitration and only one of them would win. In multi master bus arbitration, all masters need to keep monitoring the bus for activity. They can send data only when the bus idle or following the stop condition.


If two masters are initiating a frame at the same time, they would send a start condition together. Then they would drive the SCL line with the clock and send data when the clock is low and listen to the data when the clock is high. If the master find that the data sent when the clock is low is not the same as the data sent received when the clock is high, then it understands that a higher priority message is being sent by another master and converts itself to a slave immediately till the stop condition.

This situation would happen if and only if the master is sending 1 and another master is sending 0 at the same time, because the 0 is dominant, then it would appear on the bus!



### Multi Master Arbitration

The arbitration is done first on the slave address, think of the following scenario:



Master 1 is sending data to slave address (0110 000) and Master 2 is sending data to slave address (0111 011), remember that the MSB is sent first.

At the first clock, Master 1 sends 0 and Master 2 Sends 0, then when they listen on the high level of the same clock they will found a 0 bit, the same for the second and third clock. But at the forth clock (Bit Number 3) Master 1 sends 0 but Master 2 Sends 1, because 0 is dominant it would appear on the bus. At the high level of this clock cycle Master 1 find 0 as it expects, while Master 2 finds 0 although it sent 1!

At this stage Master 1 wins the arbitration and Master 2 become a slave.



### Multí Master Arbitration

Question, which master would win the arbitration assuming the following scenario:

Master 1 Sending data to Salve 0111 111

Master 2 sending data to Salve 1000 000



### Multi Master Arbitration

Question, which master would win the arbitration assuming the following scenario:

Master 1 Sending data to Salve 0111 111

Master 2 sending data to Salve 1000 000

Answer, Master 1 wins the arbitration, because the MSB is sent first, then Master 1 wins the arbitration at first clock!

#### Summary:

It doesn't matter how many 0's in the slave address, it matters only when the first 0 comes!

#### The rule says:

The Highest priority slave is the slave has the lowest address value



### Multi Master Arbitration

#### What if the 2 masters are communicating to the same slave ...?

Then the arbitration done on the control bit, the master who writes to the slave (Send 0) wins over the master who reads from the slave (Send 1).

What if the 2 masters are writing to the same slave ...?

Then the arbitration done on data byte, the master who send low value data wins the arbitration.

What if the 2 masters are writing to the same slave with the same data ...?


Then no problem, all masters win





### Combined Format

 A repeated start avoids releasing the bus and therefore prevents another master from taking over the bus





# Clock Stretching

when the receiver needs more time to process a write or read request before it gives an acknowledge, it can pull SCL low to keep it from going high a bit longer. i.e. the slave can write a low on the SCL line at clock cycle number 9 for every byte. This would prevent the master from writing 0 high on the SCL until the slave release the SCL.

This is used to allow the slave to stretch the ninth clock to do some processing before it gives acknowledge to the master!

Slave can not never write on the SCL line except for this clock cycle.



# 12c Advantages

Only two signal lines requires

Flexible data transmission rates

Each device on the bus is independently addressable

Devices have a simple Master/Slave relationship

Capable of handling multiple master communications by providing arbitration



# 12C Disadvantages

Open Collector driver at master needs pull up resistance 10k on each line

**High Power Requirement** 

Low Speed relative to SPI



### The End ...







www.imtschool.com



ww.facebook.com/imaketechnologyschool/

This material is developed by IMTSchool for educational use only All copyrights are reserved