{"payload":{"header_redesign_enabled":false,"results":[{"id":"293307382","archived":false,"color":"#b2b7f8","followers":9,"has_funding_file":false,"hl_name":"AbdullahAnsarii/BandPassFilter","hl_trunc_description":"FIR band-pass filter using Verilog HDL.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":293307382,"name":"BandPassFilter","owner_id":65912565,"owner_login":"AbdullahAnsarii","updated_at":"2020-09-06T17:37:16.836Z","has_issues":true}},"sponsorable":false,"topics":["matlab","filter","verilog","xilinx","verilog-hdl","bandpass-filter","band-pass-filter"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AAbdullahAnsarii%252FBandPassFilter%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/AbdullahAnsarii/BandPassFilter/star":{"post":"rYA8lYY6i66SbJPZ-kWllyYYAnKKAaajx3ufLdDIkEgrgzDYvQpHCY37O0w5HR-jLTo6TnisjV_DE0dq6m1a6w"},"/AbdullahAnsarii/BandPassFilter/unstar":{"post":"i-m_h7fjlM008z4JQH7KlKJDasLxyQjh0pxujyYrAM0IaPUr1K__sVc-bht-AgFboVNIVkH2vruTW1SEYo4vmw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"CsPs2fBuovltSPe4EIFJGSnn4G-2nQDGLqxazx3h6Zc1r3W0_DbMkB4OAgCIHfutSrEO63R-REyuHQ-6iiAzCw"}}},"title":"Repository search results"}