CSE3103 Microprocessor and Microcontroller: PWM and I2C

Dr. Mosaddek Tushar, Professor

Computer Science and Engineering, University of Dhaka

March 29, 2023



Contents

- Documents and Video on I2C
- 2 Timer use as delay generator
- $\ \ \,$ I^2C Serial Communication
 - Transfer sequence diagram for slave transmitter
 - I2C Interrupts
- 4 PWM Pulse-width modulation
 - Duty cycle and frequency
 - Steps for the PWM in STM32
 - Decide Frequency and Duty Cycle



Documents and Video on I2C

Must See these videos (Click on the text below)

- What is I2C, Basics for Beginners
- ② Inter-Integrated Circuit (I2C) Basics
- 3 I2C introduction: The protocol
- Introduction to I2C: Advanced topics
- **⑤** STM32F4 I2C Using Registers − MAster Mode
- An introduction to the I2C Protocol for the ARM STM32 Miorcocontrollers
- **○** I2C Circuit and Initialization ARM STM32
- **8** Use I2C to Read a Device's Register
- I2C to Read a Device's Register Part 2
- I²C (I2C) Bit Banging
- I2C Bus Communication Protocol Tutorial with Example



Timer as Delay Function: Example

- Enable timer clock: $RCC \rightarrow APBxENR$
 - ▶ enable timer x on APBxENR register; See bus configuration for timer
- Set the prescaler and ARR
 - ► TIMx \rightarrow PSC = 90-1; (stm32 will add '1')
 - ▶ $TIMx \rightarrow ARR = 0xffff$ (maximum value). You can use different value.
- Enable the Timer counting and wait for update flag to ready:
 - ightharpoonup TIMx \rightarrow CR1;
 - ► check TIMx→SR is timer ready?

Now you can create delay

Let the input clock is 90MHz and we set prescaler PSC = 89. Then each count takes – how many μ S?


$$1 \ count \equiv \frac{1}{10^6} S \equiv 1 \mu S$$

Now we can compare CNT value and determine the delay.



I^2C Serial Communication

- Also known as Inter-Integrated Circuit (IIC) Std. 100MHz, fast upto 400 MHz
- It can connect multiple slaves to a single master (Master can send to multiple slaves)
- Multiple masters to a single slave (Masters read data from a single slave)
- SDA Serial Data Line (Bi-directional), used to transfer address, ACK and data or receive data/ACK
- SCL Serial Clock Line (bi-directional); Send Sender (master) clock
- Transmission Mode
 - ► Slave transmitter
 - ► Slave receiver
 - ► Master transmitter
 - Master receiver





Transfer sequence diagram for slave transmitter

- Who is master? Master send the START and STOP condition
- Master send 7/10 bit address plus LSB set to '1' for reading
- Receiver send the ACK Here it is master
- A high to low transition of SDA at SCL high is the start condition
- A low to high transition of SDA at SCL high defines STOP condition





Figure 1: I2C message & Restart

Master Always initiate the transmission and reception






Figure 2: Start and Stop Signal I2C




Slave Transmitter Contd.

Slave ...

- Set input clock in I2C_CR2
- As soon as the start condition is detected
- Receive address from the SDA line to the shift register
- Compare the address of interface (ORA1) and ORA2 (for dual)
- Slave wait for another start if no address match found
- If address matched then send ACK to master
- Clear (wait for) ADDR flag and send data to master. Slave stretches SCL until ADDR flag is not clear
- The slave copy the data to DR register to send
- A end of byte transfer is detected by BTF in SR1 register

Slave Receiving and Transmitting



Slave Receiver

Slave Receiver

- Master send address (LSB of 8-bit or 10-bit is set to '0')
- Slave send ACK if ACK bit in I2C_CR1 is set
- After receiving the address mactched and ADDR bit cleared slave receives byte at DR register from SDA
- An acknowledge ACK is sent if ACK in CR1 is set
- RXNE bit is set if data available in Data Register (interrupt?)
- BTF bit is set before the end of the next byte reception and until DR register is not read and RXNE is set
- BTF is cleared by a read from the I2C_DR register, stretching SCL low




Figure 3: Slave Receiver

Closing Connection/End a Session: After send all data master send a STOP Condition (generated); STOPF bit is set and cleared by reading SR1 register for the next transmission

I2C Master Mode

I2C Master mode

- Initiate data transfer and generate clock
- A serial transmission begin with START condition and End with STOP condition
- Start condition generated on the bus with a START-bit
- Master mode required following sequence of set up
 - ▶ Program the peripheral input clock in I2C_CR2 Register in order to generate correct timings
 - ► Configure the clock control registers
 - ▶ Configure the rise time register
 - ▶ Program the I2C_CR1 register to enable the peripheral
 - ▶ Set the START bit in the I2C_CR1 register to generate a Start condition

Configuration I2C – master mode

- Enable Clock for I2C and GPIO port
 - ▶ I2C1 and GPIOB (pin 8& 9) SDA and Clock: Set APB1ENR bit-21 for I2C1; AHB1ENR bit-1 for GPIOB
- GPIOB pin setting
 - ▶ Set GPIOB MODER bit-16 & 18 to alternate function for pin-8&9
 - ▶ OTYPER bit-8&9 set to '1' for open drain
 - ▶ Set OSPEEDR bit-16&18 to 3 for high speed
 - ▶ Set pull-up resistors for pin-8&9 [PUPDR] bit-16&18
 - ▶ Set alternate function (Datasheet: table-11 & reference manual) AFR[1] bit-0&4 to 4
- I2C1 Setting
 - ► Enable and Reset I2C1: Set '1' to I2C1_CR1 bit 15 (enable) and '0' to bit-15 (reset)
 - ► Configure Input clock I2C1_CR2 bit-0 set 8 for 8 MHz clock (max 50 MHz) APB1 max clock 45 MHz
 - ► Set I2C1 clock control register CCR [11:0](See Datasheet: table 61)

$$CCR = \frac{T_w(SCLH) + T_r(SCL)}{T_{pclk1}} \equiv \frac{4000 + 1000}{\frac{1}{45}} = 225$$
 (1)

► Set I2C1 TRISE[5:0] Register – clock rising time

$$T_{rise} = \frac{T_r(SCL)}{T_{pclk1}} + 1 = \frac{1000}{\frac{1}{45}} + 1 = 46 \tag{2}$$

► Enable the peripheral I2C1_CR1, set bit-0



Start, Stop, Send Address and Data, Receive

Start, Stop, Send Address and Data, Receive

- Start Condition
 - ▶ Set I2C1 CR1 bit-8 for start generation
 - ▶ Wait for Status register SR1 for SB bit set
 - ▶ Clear SB of SR1 and SR2 (busy) by reading
- Generate Stop Condition
 - ▶ Set bit-9 of CR1 register
- Send a data byte
 - ▶ Wait for TxE bit (7) in SR1 to set. It indicate DR is empty
 - ► Copy data byte to the DR register
 - ▶ Wait for BTF bit (2) of SR1 to set for end of the data byte transmission
- Send Slave Address
 - Copy the address to DR register (LSB 1 for reading or 0 for writing) receive or send data
 - ▶ wait for ADDR bit in SR1 not set; In slave it indicates address matched; Master mode transmission done
 - ▶ It will set if ACK not failed from a slave
 - clear SR1 and SR2 register
- Receive/Read data byte
 - ► Wait until RxNE is set
 - ► Copy data byte from data register i.e., tmp=I2C1→ DR



I2C Stop forever!! -Communicating and Interrupt

I2C Stop because of missing acknowledgment or missing data or address

- clock stretching waiting for data or ack
- Power on/off may not reset the status
- To reset alternate SDA for atleast 9 times. The slave will release the clock

I2C Interrupt

• See in the next slide




I2C Interrupts

Interrupt event	Event flag	Enable control bit			
Start bit sent (Master)	SB				
Address sent (Master) or Address matched (Slave)	ADDR				
10-bit header sent (Master)	ADD10	ITEVFEN			
Stop received (Slave)	STOPF				
Data byte transfer finished	BTF	1			
Receive buffer not empty	RxNE	ITEVFEN and ITBUFEN			
Transmit buffer empty	TxE				
Bus error	BERR				
Arbitration loss (Master)	ARLO	ITERREN			
Acknowledge failure	AF				
Overrun/Underrun	OVR				
PEC error	PECERR				
Timeout/Tlow error	TIMEOUT				
SMBus Alert	SMBALERT				

Figure 4: I2C interrupt for successfull and error communication



Use of I2C




Mosaddek Tushar, CSE


PWM - Pulse-Width Modulation


PWM - Pulse-Width Modulation

- PWM is a way to control the analog device using digital output
- Generated by comparing triangular reference wave to a input value
- PWM consists two components
 - ▶ Duty cycle: How much power it dissipates
 - ► frequency: define how fast it complete a cycle



PWM and Triangular wave







Duty cycle and frequency

Duty cycle D and frequency f of a signal are defined as,

$$D = \frac{t_{on}}{t_{on} + t_{off}} \quad \text{and} \quad f = \frac{1}{t_{on} + t_{off}}$$
 (3)

Let energy contained of every pulse is E is a constant, $T = T_{on} + T_{off}$, $\Delta t = T_{on}$; then the rate of energy flow in every pulse is,

Peak power:

$$P_{peak} = \frac{E}{\Delta t} \tag{4}$$

Average power

$$P_{avg} = \frac{E}{T} \tag{5}$$

Therefore,

$$P_{peak}\Delta t = P_{avg}T\tag{6}$$

Hence, the duty cycle can also be defined re-arranging (6),

$$Duty \ Cycle = \frac{\Delta t}{T} = \frac{P_{avg}}{P_{peak}} \tag{7}$$

Steps for the PWM in STM32

- Decide the frequency and duty cycle
- Select the timer (Here TIM1)
- Choose the number of PWM output (channels) and Related GPIO pins (Data sheet Table 10)
 - ► TIM1_CH1:PA8, TIM1_CH2:PA9, TIM1_CH3:PA10, TIM1_CH4:PA11
- Set the prescaler PSC register
- Configure GPIO port for alternate function (AF1) data sheet Table 11
- Configure TIM1 (CR1, CCMRx, CCER, BDTR, CCRx)
- ARR Register
- for Advanced configuration use DMA really fun!!



STM32 Timer and PWM




Figure 5: Timer CKT

Register Set (Exact Match TIM1&TIM8)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Ren	Res	Res	Res	Ren	CKD[1:0]		ARPE	CMS	S[1:0]	DIR	OPM	URS	UDIS	CEN
						rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Figure 6: Control Register TIM1/8 CR1

- CEN: Enable Counter, UDIS: Update Event Disable (overflow, underflow), URS: update request source (0: DMA, CNT overflow underflow; 1:)
- CMS:'00': Edge aligned mode (up or down count); '01': center aligned mode 1 (interrupt (IE) on counting down), '10': Center-aligned mode 2 (IE counting up), '11': Center-aligned mode 3 (IE counting up or down)
- DIR: up (0) or down (1) counter
- ARPE: Auto reload preload enable (not buffered or buffered)
- OPM: One pulse mode generate a single pulse and not stopped at update event (0), stopped at next update event




Figure 7: Edge and Center Aligned Mosaddek Tushar, CSE





Decide Frequency and Duty Cycle

Decide Frequency and Duty Cycle

- Frequency determine the carrier of the signal for PWM or analog signal for control
- Frequency Requirement coming from use such as rpm to run a train, car, or lift (let us assume): 10 kHz
- Duty Cycle: How much output power is needed – torque (moment of force). Let us presume 30% of available
- Timer Counting UP, Down or both
- Select or Dynamically change the output comparator (CCRx)

• Generate the triggering point for the full analog cycle







Timer Selection

Timer Selection

- Advanced Timer (TIM1 & TIM8) and General Purpose Timer (TIM2 to TIM5)
 - ▶ Output Compare
 - ▶ PWM generation (Edge and Center-aligned Mode)
 - ▶ Complementary outputs with programmable dead-time
 - ▶ Using DMA or Interrupt Update: counter overflow/underflow, counter initialization, Trigger event
 - ► Available: 4-Channels (input and output)
 - ► Complementary output : TIM1 & TIM8
- General Purpose Timer (TIM9 to TIM12)
 - ► No DMA, only interrupt
 - ► Two input and output channel

For other Timer, see reference manual

We select Timer 1 (TIM1)

