ECE 485 Cache Simulation Project

By: Travis Hermant, Abdullah Barghouti, Alexandra Pinzon, and Ammar Khan Instructor: Yuchen Huang

Table of Contents:

Introduction:	
Internal Design documentation:	2
Assumptions and design decisions:	3
Conclusion:	7
Appendix	9
Source code	9
Main.h	9
Main.c	11
Data_cache.h	14
Data_cache.c	15
Instruction_cache.h	18
Instruction_cache.c	19
Statistics.h	22
Statistics.c	22
LRU.h	23
LRU.c	24
MESI.h	26
MESI.c	27

Introduction:

The purpose of this project is to design and simulate a split L1 cache for a new 32-bit processor that can be used with up to three other processors in a shared memory configuration. The system employs a MESI protocol to ensure cache coherence. It consists of an instruction cache and a data cache that employ the LRU replacement policy. The cache will keep track of the statistics such as the number of cache reads, writes, hits, misses, and the cache hit ratio.




Figure 1: Block diagram

Internal Design documentation:

The L1 instruction cache is four-way set associative and consists of 16K sets of 64-byte lines, while the L1 data cache is eight-way set associative and consists of 16K sets of 64-byte lines. The L1 data cache is write-back using write allocate and write-back except for the first line, which is write-through. Both caches are backed by a shared L2 cache and employ LRU replacement policy.

The address is 32-bits, with 12 bits reserved for the Tag, 14 bits for the Index, and 6 bits for the Byte Offset. Since the split cache has the instruction and data cache with the same number of sets and lines, the address and number of bits reserved for each component remain the same for each.




Assumptions and design decisions:


The cache was designed assuming that an L2 processor would be interacting with it at specific times, therefore creating a slightly different MESI protocol than expected. This cache design also assumes that only the very first write to the cache would be interpreted as a write-through, changing the MESI state from invalid to exclusive.

The design has LRU implemented for the instruction and data cache in a way that the MRU would be the largest number, while zero would the LRU. The structure of the cache simulation was broken up into six parts: main, data_cache, instruction_cache, statistics, LRU, and MESI, which allowed for efficient debugging. The "main" file is where all of the code was combined together and inside of the other files, depending on the trace file input, functions would be called in their appropriate places.

Data content is not a factor for this cache, instead mainly focusing on Tags, LRU, and MESI. Since there is no other literal processor that we are interacting with, a secondary processor will be assumed to exist so that every MESI state will be used. When snooping occurs in the trace file and with a fictional L2 cache in place, the snoop command will be followed by a '3' command to emulate the L2 cache invalidating the data that is present.


The overall behavior of the cache is described as follows: a single line is read at a time from the trace file, and parsed to separate the 'n' command from the address. The address will then be separated into its Tag, Index, and Byte Offset by right and left shifting according to its position in the address. The command that is read determines where the program goes next: calls to read or write data will call the data cache, reading an instruction will call the instruction cache, snooping and invalidating will skip straight to updating MESI, and the reset/print command will make a call to each of the caches to clear or print them respectively, and will either clear or print the statistics that have been saved.





Data Cache:

- 1. N = 0 or N = 1, Data Read or Data write but only for first write
- 2. N = 3 or Reset, Invalidate command from L2
- 3. N = 0, Data Read
- 4. N = 0, Data Read
- 5. N = 1, Data Write
- 6. N = 0, Data Read
- 7. N = 0 or N = 1, Data read or write
- 8. N = 3 or Reset, Invalidate command from L2
- 9. Reset
- 10. N = 1, Data write
- 11. N = 4, Response to Snooping, Data request from L2



Instruction Cache:

- 1. N = 2, Instruction fetch
- 2. Reset
- 3. N = 2, Instruction fetch
- 4. Reset

Testing:

Test case for mode 0:

• Make sure cache messages are being printed

Test case for mode 1:

• Make sure the cache messages and communication with L2 is printed

N values to test for

n	Task
0	Read data request To L1 Data cache
1	Write data request To L1 Data cache
2	Instruction fetch (a read request To L1 Instruction cache)
3	Invalidate command from L2
4	Data request from L2 (in response to snoop)
8	Clear the cache and reset all state (and statistics)
9	Print contents and state of the cache

Running the cache through various configurations to ensure all possibilities are used:

Test cases for hit rate:

- Test for 0 hits
- Test for 1 hit
- Test for multiple hits
- Hit Ratio is correctly calculated

Test to make sure the LRU is getting updated correctly. LRU is 0, MRU is 7 or 3 for data-cache and instruction-cache respectively.

- An empty set has all LRU values of -1 (our value for an invalid LRU)
- After one command has data stored in its cache, the LRU value is 7 and the rest are -1
- After one command has an instruction stored in its cache, the LRU value is 3 and the rest are -1
- When multiple commands are input and filling the set, the MRU is of the correct value and the rest are being decremented successfully, eg the previous MRU is 1 less than the current MRU
- After the set is filled, the LRU will be evicted and every other way will have their value decremented
- If there is a hit in that set, way that is hit will become the MRU and every way with an LRU value greater than its will be decremented.
- When reset, all currently occupied sets will is have their LRU's changed to -1

Test to make sure the MESI states are updating correctly

- Write miss, so the data will be Write Through and it will be set to Exclusive
- Write hit, so the data will be Modified
- Instructions in the instruction-cache will become Shared if used, and will remain in that state unless reset/invalidated
- When reset, all currently occupied sets will become Invalid

Conclusion:

The split L1 cache we created works as intended. There was one small issue that has since been corrected where the MESI state did not reflect the cache being write-through on write-miss. However, reading and writing to either cache works flawlessly and displays the contents of the cache as they are intended to be. After completing this project, our understanding of the implementation of the LRU policy, MESI protocol, and how the data cache and instruction

cache work has greatly improved. We look forward to solidifying our understanding of computer architecture in ECE 486.

Appendix

https://github.com/travishermant/L1_Cache_Simulation

Source code

```
Main.h
void SplitAddress();
#ifndef GENERAL
#define GENERAL
#include
             <stdio.h>
#include
             <stdlib.h>
#include
             <stdint.h>
             <math.h>
#include
#include
             <string.h>
//#include
             <iostream>
#define FALSE
                           0
#define TRUE
                           1
#defineKILO
                           1024
#define MEGA
                           (KILO * KILO)
//Address information
#defineSETS
                          (16 * KILO)
#defineADDRESS
                                 32
#defineLINE
                          64
#defineTAG
                                 12
#defineINDEX
                           14
#defineBYTE OFFSET
                                  6
#defineINST WAY
                           4
#defineDATA_WAY
                           8
//Trace File Format
      Where n is:
                                 // read data request to L1 data cache
#defineL1 READ DATA
                           0
#defineL1 WRITE DATA
                           1
                                 // write data request to L1 data cache
                                 // instruction fetch (a read request to L1 instruction cache)
#defineL1 READ INST
                           2
#defineL2 INVALID
                           3
                                 // invalidate command from L2
```

```
#defineL2_SNOOP_DATA
                                     // data request from L2 (in response to snoop)
                                     // clear the cache and reset all state (and statistics)
#defineRESET
                              8
                                    // print contents and state of the cache (allow subsequent trace
#definePRINT
                             9
activity)
//MESI
#defineM
                                    0
#defineE
                                     1
#defineS
                                    2
#defineI
                                    3
struct\ cache\{
       int mesi;
       int lru;
       uint32_t address;
       uint32_t tag;
       uint32_t index;
       uint32_t b_offset;
};
struct stats{
       int cache_read, cache_write, cache_hit, cache_miss;
};
```

#endif

Main.c

```
#include "main.h"
#include "statistics.h"
#include "instruction_cache.h"
#include "data cache.h"
FILE
       *fp;
                                      // file pointer
char
        *trace file;
                               // temporary buffer for trace file name
char
       trace buffer[20];
                              // buffer for reading lines in tracefile
char
       *token;
                                     // Token for splitting the strings
long
       buff[2];
                              // Buffer for converting from string to long
int
               mode;
                                             // 0 or 1. decides
                                                    // Trace "n" commands
int
               n;
uint32_t address, temp_tag, temp_index, temp_offset;
int
       i = 0;
       miss = FALSE;
                               // miss flag for data eviction
int
// Initialize the caches
// Stats Cache just stores various statistics to be called and printed at the end
struct stats
                Stats Cache;
// Both Inst Cache and Data Cache are set to be 2D arrays, with the same number of ways (16K) and 4
ways/8 ways per set, respectively
struct cache
               Inst Cache[SETS][INST WAY], Data Cache[SETS][DATA WAY];
int main(int argc, char *argv[]){
       if(argc != 3){
               printf("Mode and Trace File required \n Enter mode first and then file \n");
              printf("Mode is 0 or 1, filename format is '<file>.txt'\n");
              return -1;
       }
       else if(argc == 3){
              mode = atoi(argv[1]);
              trace_file = argv[2];
       }
       else{
              printf("ERROR");
               return -1;
       }
       // Opening the file
       fp = fopen(trace file, "r");
```

```
if(!fp){
              printf("Opening file failed, quitting...\n");
              return -1;
       }
       //
               Initialize caches; set all MESI to I, set all LRU to -1
       InstClear();
       DataClear();
       //
               Read through Trace File line by line, until there's nothing left
       while(fgets(trace buffer, sizeof(trace buffer), fp) != NULL){
              // Each line is a space " " separated string, so separate the string for each chunk
              i = 0:
              token = strtok(trace buffer, " ");
     while (token != NULL){
                      buff[i] = (uint32 t) strtol(token, NULL, 16);
                      token = strtok(NULL, " ");
               }
              // Store the separated chunks (tokens/whatever) into global variables
              n = (int)buff[0];
              address = (uint32 t)buff[1];
              SplitAddress();
              // n refers to the command found in the tracefile, check main.h for the defines and given
description
              switch(n){
                      case L1 READ DATA:
                             Stats Cache.cache read++;
                             DataRead(temp index, temp tag);
                             break;
                      case L1 WRITE DATA:
                             // Call to write data, checking to see if it's held
                             Stats Cache.cache write++;
                             DataRead(temp index, temp tag);
                             break;
                      case L1 READ INST:
                             // Call for the instruction cache to read an instruction
                             Stats Cache.cache read++;
                             InstRead(temp index, temp tag);
                             break;
                      case L2 INVALID:
```

```
// Occurs after a snoop, L2 sends a command to invalidate once other
processor receives data
                              UpdateMESI(temp index, 0, n);
                              break;
                      case L2 SNOOP DATA:
                              // L2 is checking to see if L1 has other data that a different processor is
looking for
                              UpdateMESI(temp index, 0, n);
                              break;
                      case RESET:
                              // Both cache functions to reset
                              InstClear();
                              DataClear();
                              // Stat function to clear all stats
                              ClearStats();
                              break;
                      case PRINT:
                              // Stat function to print
                              PrintStats();
                              // Printing the contents of all valid (MESI != I) cache entries
                              PrintInstCache();
                              PrintDataCache();
                              break:
                      default:
                              // Command was not 0,1,2,3,4,8,9
                              printf("Incorrect trace %s\n", trace buffer);
                              break;
               }
       }
       fclose(fp);
       return 1;
}
//
               Address can be left and right shifted corresponding to the number of bits to isolate that
area
//
                         Address 32-bits
//
               [ Tag 12-bits | Index 14-bits | Byte Offset 6-bits]
void SplitAddress(){
       temp tag = address \gg 20;
       temp index = (address \ll 12) \gg 18;
       temp offset = (address << 26) >> 26;
}
```

Data_cache.h

```
#include "main.h"
#include "LRU.h"
#include "MESI.h"
// declarations for variables
//File Access
extern uint32_t address, temp_tag, temp_index, temp_offset;
extern int
               mode, n, miss;
extern struct stats Stats Cache;
extern struct cache
                       Data_Cache[SETS][DATA_WAY];
//Function declarations
int DataRead(int set index, int tag size);
                                               //function for reading the data
int DataHit(int set_index, int tag_size); //function that checks for data hit
int DataMiss(int set_index, int tag_size);//function that checks for data miss
void DataClear(void); //function that clears the data cache
void DataEvictLRU(int set index, int i);// function that evicts the LRU
void PrintDataCache();
```

```
Data cache.c
#include "data cache.h"
//
       This function handles the flow for the data cache
//
       If the data isn't hit, it will then go to see if there is an empty way to fill
//
       If there's no empty way, it will then evict the LRU
int DataRead(int set index, int new tag){
       if(DataHit(set index, new tag) == FALSE){
              if(DataMiss(set index, new tag) == FALSE)
                     DataEvictLRU(set index, new tag);
              return FALSE;
       }
       return TRUE;
}
// Checking if the tag is present in the set, and updating the MESI and LRU if it's needed
int DataHit(int set index, int new tag){
       for(int i = 0; i < DATA WAY; i++)
              if((Data Cache[set index][i].mesi!=I) && (Data Cache[set index][i].tag == new tag)){
                     miss = FALSE;
                     UpdateMESI(set index, i, n);
                     DataUpdateLRU(set index, i);
                     Stats Cache.cache hit++;
                     return TRUE;
              else if (i == DATA WAY - 1)
                     return FALSE;
       return TRUE;
}
// If DataHit doesnt find it, then this function will check for an empty way and fill the data in there
int DataMiss(int set index, int new tag){
       Stats Cache.cache miss++;
       for(int i = 0; i < DATA WAY; i++)
              if(Data Cache[set index][i].mesi == I){
                     UpdateMESI(set index, i, n);
                     Data Cache[set index][i].address = address;
                     Data Cache[set index][i].tag = new tag;
                      Data Cache[set index][i].index = temp index;
                     Data Cache[set index][i].b offset = temp offset;
```

```
DataUpdateLRU(set index, i);
                      if(mode == 1)
                             printf( "Read from L2 <0x\%08x>\n", address);
                     return TRUE;
              }
              if(i == DATA WAY - 1)
                     return FALSE;
       return TRUE;
}
// If there are no empty ways found in DataMiss, then evict the way that is LRU
// If data is modified, then write to L2 cache and read for ownership, otherwise just read from L2
void DataEvictLRU(int set index, int new tag){
       miss = TRUE;
       for(int i = 0; i < DATA WAY; i++)
              if(Data Cache[set index][i].lru == 0){
              //check which state we are in
                     if(mode == 1)
                             if((Data \ Cache[set \ index][i].mesi == M) \&\& (n!= 1))
                                    printf("Write to L2 cache <0x\%lx>\n",
(long)Data Cache[set index][i].address);
                             else
                                    printf("Read from L2 <0x\%lx>\n", (long)address);
                             if(n == 1)
                                    printf("Read for Ownership from L2 <0x\%lx>\n", (long)address);
                     UpdateMESI(set index, i, n);
                     Data Cache[set index][i].address = address;
                     Data Cache[set index][i].tag = new tag;
                     Data Cache[set index][i].index = temp index;
                     Data Cache[set index][i].b offset = temp offset;
                     DataUpdateLRU(set index, i);
                     return;
              }
       }
       return;
}
/*
       Functions in the Data Cache that aren't part of normal operations
*/
```

```
// Clears the entire data cache, changes MESI to I, and LRU to -1
void DataClear(void){
       for(int index 1 = 0; index 1 < SETS; index 1++){
             for(int index2 = 0; index2 < DATA WAY; index2++){
                    Data Cache[index1][index2].lru = -1; //decrement LRU values
                    Data Cache[index1][index2].mesi = I;
                                                              //v
              }
       return;
}
// Prints all the contents of the data cache, provided that they are not Invalid
void PrintDataCache(){
       printf("\n----\n");
       for(int index set = 0; index set < SETS; index set++){
             for(int index line = 0; index line < DATA WAY; index line++){
                    if(Data Cache[index set][index line].mesi != I){
                           printf("----\n");
                           printf("SET: %lx WAY: %d MESI: %d LRU: %d ADDRESS: %lx \n",
                                  (long)Data Cache[index set][index line].index,
                                  index line +1,
                                  Data Cache[index set][index line].mesi,
                                  Data Cache[index set][index line].lru,
                                  (long)Data Cache[index set][index line].address);
              }
       }
       return;
}
```

Instruction_cache.h

```
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <unistd.h>
#include "main.h"
#include "LRU.h"
#include "MESI.h"
// Global variables
extern uint32_t address, temp_tag, temp_index, temp_offset;
               mode, n;
extern struct cache Inst_Cache[SETS][INST_WAY];
extern struct stats Stats_Cache;
//functions
int InstHit(int set index, int new tag);
int InstMiss(int set_index, int new_tag);
int InstRead(int set_index, int new_tag);
void InstEvictLRU(int set index, int new tag);
void InstClear(void);
void PrintInstCache(void);
```

Instruction cache.c #include "instruction cache.h" // This function handles the flow for the instruction cache // If the instruction isn't hit, it will then go to see if there is an empty way to fill // If there's no empty way, it will then evict the LRU int InstRead(int set index, int new tag){ if(InstHit(set index, new tag) == FALSE){ if(InstMiss(set index, new tag) == FALSE) InstEvictLRU(set index, new tag); return FALSE; } return TRUE; } // Checking if the tag is present in the set, and updating the MESI and LRU if it's needed int InstHit(int set index, int new tag){ for(int idc = 0; idc < INST WAY; idc++){ if((Inst Cache[set index][idc].tag == new tag) && (Inst Cache[set index][idc].mesi != I)){ UpdateMESI(set index, idc, n); InstUpdateLRU(set index, idc); Stats Cache.cache hit++; //increment hit counter return TRUE; else if (idc == INST WAY - 1) return FALSE; } return TRUE; } // If InstHit doesnt find it, then this function will check for an empty way and fill the instruction in there int InstMiss(int set index, int new tag){ Stats Cache.cache miss++; //increment miss for(int idc = 0; idc < INST WAY; idc++){ if(Inst Cache[set index][idc].mesi == I){ UpdateMESI(set index, idc, n); Inst Cache[set index][idc].tag = new tag; Inst Cache[set index][idc].index = temp index;

Inst_Cache[set_index][idc].address = address;
Inst Cache[set_index][idc].b offset = temp_offset;

```
InstUpdateLRU(set index, idc);
                      if(mode == 1)
                             printf("Read from L2 <0x\%lx>\n", (long)address);
                     return TRUE;
              }
              if(idc == INST WAY -1)
                     return FALSE;
       return TRUE;
}
// If there are no empty ways found in InstMiss, then evict the way that is LRU
void InstEvictLRU(int set index, int new tag){
       for (int idc= 0; idc<INST WAY; idc++){
              if (Inst Cache[set index][idc].lru == 0){
                     if(mode == 1)
                             printf("Read from L2 <0x\%lx>\n", (long)address);
                     Inst Cache[set index][idc].tag = new tag;
                     Inst Cache[set index][idc].index = temp index;
                     Inst Cache[set index][idc].address = address;
                     Inst Cache[set index][idc].b offset = temp offset;
                     UpdateMESI(set index, idc, n);
                     InstUpdateLRU(set index, idc);
                     return;
              }
       }
}
/*
       Functions in the Inst Cache that aren't part of normal operations
*/
// Clears the entire instruction cache, changes MESI to I, and LRU to -1
void InstClear(void){
       for(int set index = 0; set index<SETS; set index++){
              for(int idc = 0; idc<INST WAY; idc++){
                     Inst_Cache[set_index][idc].lru = -1; //decrement lru values
                     Inst Cache[set index][idc].mesi = I; //invalid
       }
}
```

```
// Prints all the contents of the instruction cache, provided that they are not Invalid
void PrintInstCache(void){
      printf("\n~~~~\n");
      for(int index set = 0; index set \leq SETS; index set++){
             for(int index line = 0; index line < INST WAY; index line++){
                    if(Inst Cache[index set][index line].mesi != I){
                          printf("----\n");
                           printf("SET: %lx WAY: %d MESI: %d LRU: %d ADDRESS: %lx \n",
                                  (long)Inst Cache[index set][index line].index,
                                 index_line + 1,
                                  Inst Cache[index set][index line].mesi,
                                  Inst Cache[index set][index line].lru,
                                 (long)Inst Cache[index set][index line].address);
             }
      }
      return;
}
```

```
Statistics.h
```

```
#include "main.h"
extern struct stats Stats Cache;
void ClearStats();
void PrintStats();
Statistics.c
#include "statistics.h"
void ClearStats(){
       Stats Cache.cache read = 0;
       Stats Cache.cache write = 0;
       Stats Cache.cache hit = 0;
       Stats Cache.cache miss = 0;
return;
}
void PrintStats(){
       float ratio;
       float total;
       total = Stats Cache.cache hit + Stats Cache.cache miss;
       ratio = Stats Cache.cache hit / total * 100;
       printf("\n~~~~\n");
       printf("Number of cache reads: %d\n", Stats Cache.cache read);
       printf("Number of cache writes: %d\n", Stats_Cache.cache_write);
       printf("Number of cache hits: %d\n", Stats_Cache.cache_hit);
       printf("Number of cache misses: %d\n", Stats Cache.cache miss);
       printf("Hit ratio percentage: %.2f %% \n", ratio);
return;
}
```

LRU.h

#include "main.h"

 $extern\ struct\ cache\ [SETS][INST_WAY],\ Data_Cache[SETS][DATA_WAY];$

//Prototypes

int InstUpdateLRU(int set ,int way); //Use struct cache variables int DataUpdateLRU(int set ,int way); //Use struct cache variables

LRU.c

```
#include "LRU.h"
int InstUpdateLRU(int set, int way)
       int check = 0;
       int temp way = 0;
       int prev lru = 0;
       if(Inst Cache[set][way].lru == INST WAY - 1)
              Inst Cache[set][way].lru = INST WAY - 1;
       else if(Inst Cache[set][way].lru \geq 0){
              prev lru = Inst Cache[set][way].lru;
              for(int i = 0; i < INST WAY; i++){
                     if(Inst_Cache[set][i].lru > prev_lru)
                            Inst_Cache[set][i].lru = (Inst_Cache[set][i].lru -1);
              }
              Inst Cache[set][way].lru = INST WAY - 1;
              check = 0;
       else if(Inst Cache[set][way].lru == -1){
       // From initialized cache, so -1 means empty way
              Inst Cache[set][way].lru = INST WAY - 1;
              while(way > 0)
                     --way;
                     Inst_Cache[set][way].lru = (Inst_Cache[set][way].lru - 1);
              check = 0;
       }
return check;
}
int DataUpdateLRU(int set, int way)
       int check = 0;
       int temp_way = 0;
       int prev lru = 0;
       if(Data Cache[set][way].lru == DATA WAY - 1)
              Data Cache[set][way].lru = DATA WAY - 1;
       else if(Data Cache[set][way].lru \ge 0)
              prev lru = Data Cache[set][way].lru;
```

```
for(int \ i=0; \ i < DATA\_WAY; \ i++) \{ \\ if(Data\_Cache[set][i].lru > prev\_lru) \\ Data\_Cache[set][i].lru = (Data\_Cache[set][i].lru -1); \\ \} \\ Data\_Cache[set][way].lru = DATA\_WAY - 1; \\ check = 0; \\ \} \\ else \ if(Data\_Cache[set][way].lru == -1) \{ \\ // \ so -1 \ means \ empty \ way \\ Data\_Cache[set][way].lru = DATA\_WAY - 1; \\ while(way > 0) \{ \\ --way; \\ Data\_Cache[set][way].lru = (Data\_Cache[set][way].lru - 1); \\ \} \\ check = 0; \\ \} \\ return \ check; \\ \} \\
```

MESI.h

MESI.c

```
#include "MESI.h"
                     n = 0 // read data request to L1 data cache
L1 READ DATA
L1 WRITE DATA
                     n = 1 // write data request to L1 data cache
                     n = 2 // instruction fetch (a read request to L1 instruction cache)
L1 READ INST
L2 INVALID n = 3 // invalidate command from L2
L2 SNOOP DATA n = 4 // data request from L2 (in response to snoop)
int UpdateMESI(int set, int way, int n /* 'n' from trace file */){
       int check;
       if((n == 0) \&\& (Data Cache[set][way].mesi == I)){
       //Moving from invalid to exclusive
              Data Cache[set][way].mesi = E;
              check = 0;
       // Add transition for data eviction for miss
       else if((n == 0) \&\& (Data Cache[set][way].mesi == E) \&\& (miss == TRUE))
       //Moving from exclusive to shared, assuming other processor is reading
              Data Cache[set][way].mesi = E;
              check = 0;
              miss = FALSE;
       else if((n == 0) && (Data Cache[set][way].mesi == E) && (miss == FALSE)){
       //If read command go to shared state
              Data Cache[set][way].mesi = S;
              check = 0;
              miss = FALSE;
       else if((n == 0 || n == 1) & (Data Cache[set][way].mesi == M))
       //Either read or write command, stay in modified state
              Data Cache[set][way].mesi = M;
              check = 0;
       }
       else if((n == 0) && (Data Cache[set][way].mesi == S)){}
       //If read and in shared state stay there
              Data Cache[set][way].mesi = S;
              check = 0;
       }
```

```
else if((n == 1) && (Data Cache[set][way].mesi == S)){
       //If write command and in shared state go to modified
              Data Cache[set][way].mesi = M;
              check = 0;
       }
       else if((n == 1) \&\& (Data Cache[set][way].mesi == E))
       //If write command and in the exclusive state go to modified
              Data Cache[set][way].mesi = M;
              check = 0;
       }
       else if((n == 1) && (Data Cache[set][way].mesi == I)){
       //If write command and in the invalid state go to exclusive
              Data Cache[set][way].mesi = E;
              check = 0;
       else if(n == 2)
              Inst Cache[set][way].mesi = S;
              check = 0;
       }
       else if(n == 3){
       //Invalidate command from L2
              while(way < 8){
                     if((Data Cache[set][way].tag == temp tag) && (Data Cache[set][way].mesi!=
M)){
                            Data Cache[set][way].mesi = I;
                            DataUpdateLRU(set,way);
                            return 0;
                     way++;
              check = 0;
       else if(n == 4){
       //Response to snooping, data request from L2
              while(way \leq 8)
                     if(Data Cache[set][way].tag == temp tag){
                            if((Data \ Cache[set][way].mesi == M) \&\& (mode == 1))
                                   printf("Return data to L2 <0x\%lx>\n", (long)address);
                            Data Cache[set][way].mesi = S;
                            DataUpdateLRU(set,way);
                            return 0;
                     way++;
```

```
}
    check = 0;
}
else
    check = 1;

//Returns 0 if successfully completed
//Returns 1 if did not meet any statements, meaning error
return check;
}
```