



Program Counter


- 4-bit Binary Counter: The Program Counter is a 4-bit binary counter capable of counting from 0 to 15 and then rolling back to 0, following the binary counting sequence.
- Counter with Parallel Load: The counter includes a parallel load feature, which allows for setting the counter to a specific value from the 4 bits, rather than just incrementing.
- **D Flip-Flop Utilization**: D Flip Flops are employed within the counter to hold the current count value, ensuring stable storage of the binary count.
- Multiplexer for Parallel Load: A multiplexer
 (mux) is integrated into the design to manage
 the parallel load operation; when the mux is set
 to high, it enables the parallel load function.
- Counting Sequence and Reset Mechanism:
 The counter starts its count based on the input provided through the parallel load function and will count up from that point; once it reaches the maximum count of 15, it resets back to 0.







- 8-bit Instruction Handling: The Instruction Register receives an 8-bit output from the RAM, which is then relayed onto an 8-bit bus system.
- Controller/Sequencer Interface: The separation of the instruction into nibbles facilitates the Controller/Sequencer in executing the appropriate sequence of operations based on the decoded instructions.

Instruction Register



- **Nibble Division:** Its primary role is to divide the 8-bit instruction into two separate nibbles the upper nibble and the lower nibble.
- **Instruction Decoding:** The upper nibble, consisting of the most significant 4 bits, is sent to the Controller/Sequencer where the instruction set is decoded.
- Memory Location Identification: The lower nibble, made up of the least significant 4 bits, is directed to the select line of multiple 16x1 multiplexers (muxes) to determine the specific memory location to be accessed in RAM.





Additional register for Comparator

Intermediate Result Storage:

The 8-bit buffer register is primarily used for storing intermediate results during the execution of instructions.

Dual Output Configurations:

It is equipped with two types of outputs: a two-state output for direct input to the Adder for arithmetic operations, and a three-state output for transferring data to the bus.

Controlled Bus Access:


A control signal governs the conditional transfer of the register's contents to the W bus, determining the availability of data on the bus.

Comparator Interface:

Unlike the B register which feeds the ALU, this register provides its output to a comparator for comparison operations.




8-Bit Equality Comparator




the second to the four least significant bits.


• Integration with 8-bit Bus: The comparator system is linked to an 8-bit bus, facilitating its connection with an Arduino board for broader computational functions.





- Comprehensive Comparison Function: Both 4-bit comparators work in tandem to determine if a number is greater than, less than, or equal to another, covering all basic comparison operations.
- Output Signaling: Depending on the result of the comparison, the comparator outputs a high signal for the condition: A equal to B (A=B), enabling seamless integration into the SAP-1 computer architecture.





•00

- Multiplexer Array in SAP-1: The SAP-1 system incorporates a set of eight 16-to-1 multiplexers (muxes) to manage and direct instructions from RAM to various system components.
- Structured Connection Scheme: Each 74HC595 register's output pins (Q0 to Q7) are systematically connected to the multiplexers. The connection scheme involves linking QO from each 74HC595 register to the first 16x1 mux, Q1 from each register to the second 16x1 mux, and so forth.
- Common Select Line for Muxes: All eight multiplexers share a common select line. This shared control allows for simultaneous selection of the same bit (Q0, Q1, Q2, Q3, Q4, Q5, Q6, or Q7) from each of the connected 74HC595 registers across all muxes.
- Facilitated Instruction Transfer: This arrangement enables the efficient transfer of specific instruction components from the RAM to the intended destinations within the SAP-1 system.

Instructions for Operations

- $\bullet \bullet \bullet$
- Load: Load the data from memory to accumulator.
- Add: Add the contents of accumulator and Bregister and store the result back to accumulator.
- **Jump**: Jump to address specified by operand from instruction register.
- HALT: change enable of program counter from high to low.

- $\bullet \bullet \bullet$
- Subtract: Subtract the contents of accumulator and b register and store back the result to accumulator.
- Compare: Compare if contents of accumulator and additional register are equal and give the resulting output to controller.
- Jump if Equal: if the result of comparator is true jump to memory location specified.

- 1.BOO011111;//LOAD 15
- 2.BO0111110;//SUBTRACT 14
- 3.B01101101;//CMP 13
- 4.B01110101;//JPE 5
- 5.B01010001;//JMP 1
- 6.B00101110;//ADD 14
- 7.B01101111;//CMP 13
- 8.B01111001;//JPE 10
- 9. BO1010101;//JMP 5
- 10.B00000011;//HALT
- 11.B1O111111;
- 12.B10111110;
- 13.B11O11111;
- 14.B0000000;
- 15.B0000001;
- 16.B00001000;

Code of updown counter:

- Starting from decimal value 8.
- Subtracting 1 in each clock cycle.
- Comparing from memory location 13 (Zero).
- If the comparison is true, jump to memory loc 5, else jump to 1.
- Repeat until comparison is true.
- When it is true then start incrementing from Zero.
- When the value of accumulator is O, then it will start incrementing.

