

TOPIC NAME: \_\_\_\_\_ DAY: \_\_\_\_\_

TIME: \_\_\_\_\_ DATE: / /

### Ques Solve

Q. In MS-DOS, there are four relocation registers.  
Ans: 2

Internal structure of MS-DOS and UNIX OS?

MS-DOS:

In MS-DOS on Intel 80x86, there are 4 relocation registers, all having same size.

Registers:

In basic MMU setup, relocation register is used. The

MMU adds the value of relocation register to each

logical address, producing the correct physical address.

In MS-DOS, there are 4 relocation registers.

### UNIX:

In Unix, Linux, Windows ; modified version of no  
se Swapping is used:

- Swapping normally disabled
- activates when memory usage exceeds a certain threshold
- usage is below threshold
- disable again if the threshold.

Difference between internal - external fragmentation:

Fragmentation is a condition in memory management where the available memory space is wasted.

TOPIC NAME: \_\_\_\_\_

DAY: \_\_\_\_\_

TIME: \_\_\_\_\_

DATE: / /

**External**

Total memory space exists to satisfy a request, but it's not contiguous.

Occurs outside of allocated memory block.

Caused by dynamic allocation of memory.

**Internal**

Occurs when allocated memory is slightly larger than requested memory.

Occurs inside allocated memory block.

Caused by fixed size allocation block.

3

### Swapping techniques on mobile System:

Swapping is a memory management technique where the process temporarily swap in and out of the main memory to backing store.

In modern OS system, standard swapping is not used. A modified version is used, that is:  
→ Swap only when free memory is extremely low. Otherwise swapping is disabled.

3(c) holes: 10 KB, 4 KB, 25 KB, 18 KB, 7 KB, 8 KB

(i) 12 KB:

- (a) first-fit: first hole that is large enough.
- (b) best-fit: smallest hole that is large enough.  
→ check ~~all~~ holes entire list.
- (c) worst-fit: largest hole.  
→ check ~~all~~ holes entire list

For (i) 12 KB:

first fit: 25 KB

best-fit: 18 KB

worst fit: 25 KB

For (ii) 10 KB:

first fit: 10 KB

best-fit: 10 KB

worst fit: 25 KB

For (iii) 9 KB:

first-fit: 10 KB

best-fit: 10 KB

worst fit: 25 KB

In terms of Speed and Storage Utilization, first-fit and best fit are better than worst fit.

- Best fit is most efficient if the goal is to maximize memory usage with minimal internal waste.
- First fit is a good compromise.

4(b)

Segment-table.

Segment	Base	Length
0	249	600
1	2300	14
2	90	100
3	1352	580

GOOD LUCK

TOPIC NAME:

→ check if offset within the length of "length."

→ Physical address = base + offset

~~Offset~~(+) = 30

Physical address.

Segment	Base	length	30	110	2400	4400
0	219	600	299	329	Invalid	Invalid
1	2300	14	Invalid	Invalid	Invalid	"
2	90	100	120	Invalid	Invalid	"
3	1352	580	1382	2734	Invalid	'

30

Segment 0: Physical address = base + offset

$$= 219 + 30 = 249$$

Segment 1:  $30 > \text{Segment length (14)}$

∴ Invalid.

TOPIC NAME: \_\_\_\_\_

DAY: \_\_\_\_\_

TIME: \_\_\_\_\_

Segment 2:

$$\text{Physical address} = 30 + 90 \\ = 120$$

Segment 3:

$$\text{Physical address} = 30 + 1352 \\ = 1382$$

Memory reference - Direct addressing

Addressing by Register

Addressing by Register + Immediate

Addressing by Register + Register

Addressing by Register + Memory

Addressing by Register + Register + Immediate

Addressing by Register + Register + Register

Addressing by Register + Register + Register + Immediate

Addressing by Register + Register + Register + Register

Addressing by Register + Register + Register + Register + Immediate

Addressing by Register + Register + Register + Register + Register

Addressing by Register + Register + Register + Register + Register + Immediate

Addressing by Register + Register + Register + Register + Register + Register

4(e) difference of external-internal fragmentation ✓

Possible solution of external fragmentation: Paging

~~Applicability~~ Paging is a memory management technique that eliminates the need of contiguous allocation of physical memory.

- Avoid external fragmentation
- Avoid the problem of varying size memory chunks.

(b) Hardware Address Protection technique with base and limit register?

In Segmentation, the base and limit register

Provide hardware based address protection.

base register: hold the starting address of each

segment.

limit register: defines the maximum length of  
each segment.

How it works:

→ The CPU generates the logical address ( $s, d$ )

$s \Rightarrow$  segment No.

$d \Rightarrow$  offset.

→ Using the segment number(s), the system retrieves the base and limit from the segment table.

→ If the offset ( $d$ ) is within the limit, the physical address is calculated as,

$$\text{Physical address} = \text{base} + \text{offset}$$


→ If  $d$  (offset) exceeds limit, addressing error occurs and the address is denied.

→ This setup ensures that each segment

has controlled access, ensuring hardware address protection

→ Each entry in the segment may have protection bit including: validation bit, and read/write/execute privileges.

## Fig. Segmentation Hardware



TOPIC NAME: \_\_\_\_\_ DAY: \_\_\_\_\_

TIME: / / DATE: / /

5

logical address: logical address is the address that is generated by the CPU. It's the address that program uses and see.

Physical Address: Physical address is the actual memory location where the data is stored.

bits in logical Address

64 Pages

1024 words each page

$$\begin{aligned} \text{total bits} &= \log_2(64) + \log_2(1024) \\ &= 6 + 10 \\ &= 16 \end{aligned}$$

## Bits in Physical Address

32 frames.

1024 words each frame

$$\therefore \log_2(32) + \log_2(1024) = 5 + 10 \\ = 15 \text{ bits}$$

(c) In Paged memory system without TLB, two memory access is required:

→ access to page table

→ access to actual physical memory to retrieve the data

- Page memory reference will take

$$(50 + 50)\text{ns}$$

$$= 100 \text{ ns}$$

TOPIC NAME: \_\_\_\_\_ DAY: \_\_\_\_\_

TIME: \_\_\_\_\_ DATE: / /

(ii) with TLB,

effective memory reference time =

$$\text{Hit (TLB + Main. Memory)} + \text{Miss (TLB + PT + Main. Memory)}$$

$$= 75\% (2 \text{ ns} + 50 \text{ ns}) + 25\% (2 + 50 + 50)$$

$$\text{TLB} = 2 \text{ ns}$$

$$= 0.75 (52) + 0.25 (102)$$

$$= 64.5 \text{ ns}$$

and 75% time + 25% time = 100% time

75% time + 25% time = 100% time

75% time + 25% time = 100% time

7

Date: 11/11/2023

## External Fragmentation in contiguous memory

Allocation:

Total memory <sup>Space Request</sup> exists to satisfy a request, but it is not contiguous.

In contiguous memory allocation, a single

continuous block of memory is allocated to each

process. Over time, processes are loaded and

removed from the memory, small gaps form

between allocated memory segments. These gaps

are external fragments.

Even though there may be free memory overall, it may be fragmented such that a new process can't be loaded because there isn't a single block large enough.

How Paging removes external fragmentation?

Paging is a memory management technique that divides both logical and physical memory into fixed sized blocks.

When a process is loaded, its pages can be placed into any available memory frames in physical memory, not need to be in contiguous manner.

so, external frag. removed.

## Approximate Measure of Memory Protection in Memory Management Process

Memory Protection is implemented by associating protection bit with each frame to indicate

read-only or read-write access is allowed.

can also add more bits to indicate execution-only

and so on.

Valid-Invalid bit is attached to every entry

in the Page Table.

TOPIC NAME: \_\_\_\_\_ DAY: \_\_\_\_\_  
TIME: \_\_\_\_\_ DATE: / /

→ 'valid' indicates that the associated page is in the process' logical address space.

→ 'invalid' indicates that the associated page is ~~is~~ not in the process' logical address space.

If a process tries to access memory location in a way that violates the protection rule, and will

result in a trap to the kernel.

Page 0
Page 1
Page 2
Page 3

Virtual  
Add.

0	13	V
1	16	V
2	12	V
3	18	V
4	15	I

Page Table

Frames No

13	Page 0
14	
15	
16	Page 1
17	Page 2
18	Page 3

Physical  
Add.

fig. Valid - Invalid bit in Page Table.

4(b)

Supriority of internal fragmentation over external fragmentation:

While both fragmentation waste space, internal frag is more manageable and predictable, making it preferable over external fragmentation.

[External - Internal definitions + Inf from difference table.]

In Scheme with internal frag (ex. Paging) memory is divided into fixed size blocks, making allocation straightforward.

Internal frag waste small amount of space.

External frag. may require compaction  
↳ rearranging memory pointers to form a large continuous block.

4(d)

$$H_t = 25\%$$

Main memory time = 50 ns

TLBs takes 2 ns

∴ effective memory reference time =

$$0.75(50+2) + 0.25(50+50+2) \text{ ns}$$

= ✓

TOPIC NAME: \_\_\_\_\_ DAY: \_\_\_\_\_

TIME: \_\_\_\_\_

DATE: / /

Q(8)

Logical address Space = 8 bit =  $2^m$  = 256 bytes

Physical address Space = 10 bit =  $2^m$  = 1024 bytes

Page size = 32 bytes.

(1) No of virtual Page?

$$\text{No of virtual Pg} = \frac{\text{logical Address Space}}{\text{Page size}}$$

logical address Space =  $2^m = 2^8 = 256$  bytes

$$\therefore \text{Pages} = \frac{256}{32}$$
$$= 8 \text{ Pages.}$$

(ii)

No of Physical Pages

Physical Address Space =  $2^{10} = 1024$  bytes.

$$\therefore \text{No of Pg} = \frac{1024}{32} = 32 \text{ pages.}$$

(iii)

The number of frames in physical Address Space is the same as the ~~page size~~ physical pages (ii)

that is = 32

QUESTION NO. 12 ~~11~~

Function of valid-invalid bits in page Table:

37b

### Address Binding:

Address Binding is the process of linking a program address to physical memory location.

Programs waiting on a disk to be executed must be placed in an input queue.

Address are represented in different ways in different

Stage of Program life.

Address binding of instructions and data to memory

Addresses can happen at 3 different stages:

compile time:

If the memory location is known in advance,  
absolute code can be generated.

- This means the program is bound to specific  
memory location at compile time
- If the location changes program must recompile.


load time:

If the memory address is unknown, then  
relocatable code is generated.

The program can be loaded into any available  
memory space.

Execution time: ~~Time required for compilation, linking and execution.~~

Binding delayed until runtime if the process can be moved during its execution from one memory segment to other.



## Paging Mechanism with memory diagram:

Paging is a memory management scheme that eliminates the need of contiguous allocation of physical memory.

- avoid external fragmentation
- avoid the problem of varying size memory chunks.

Page: ✓

frame: ✓

To run a Program of  $N$  Pages we need  $N$  free frames

A(d)

Paging Hardware with necessary diagram

Paging is a memory management scheme that eliminates the need of contiguous allocation of physical ~~as~~ memory.

- avoid external fragmentation
- avoid the problem of varying size memory chunks.

Page: ✓

frame: ✓

To run a program  
we need N free frames

of N Pages, we need N


The address generated by CPU can be divided into:

~~base~~ Page Number (P) : used as an index into a Page table

which contains base address of each page in physical memory.


Page offset (d) : combined with base address to define the physical memory address that is sent to the memory

Unit



$$\text{Address Space} = 2^m$$

$$\text{Page Size} = 2^n$$

fig. Paging Hardware

TOPIC NAME: \_\_\_\_\_ DAY: \_\_\_\_\_

TIME: / / DATE: / /

5(e) (i)  $\text{Average memory reference time} = 70 \text{ ns}$

$\text{memory reference time} = 70 \text{ ns}$

Paged memory reference time =  $(70 + 70) \text{ ns}$

$$= 140 \text{ ns}$$

(ii)

Effective memory reference time

$$\text{Eff. ref. time} = 0.80(70+2) + 0.80(70+70+2)$$

= ✓

GOOD LUCK

Ques) Showing Paging Scheme?

logical memory =  $2^4$  byte

Physical memory = 48 byte.

Page size = 6 byte.

word size = 1 byte.

no of pages in logical memory =  $\frac{2^4}{6} = 8$  Pg

frames,, physical " =  $\frac{48}{6} = 8$  frames.

Q) Showing Paging Scheme ?

logical memory = 24 byte

Physical memory = 48 byte.

Page size = 6 byte.


word size = 1 byte.

no of Pages in logical memory =  $\frac{24}{6} = 4$  PgFrames, Physical " =  $\frac{48}{6} = 8$  Frames.


TOPIC NAME : \_\_\_\_\_ DAY : \_\_\_\_\_

TIME : \_\_\_\_\_ DATE : / /


Frame No



logical  
memory



Page table



0  
1  
2  
3  
4  
5  
6  
7

Physical  
memory

fig. Paging method -

[ describe - ]