
Abdullah Jafar Mansour Shamout 150200919

Abdullah Jahar Mansour Stramort 150200919	
Question 1) since data bus is 8-bits I am assuming that a word is also 8 bits thus the	ne / *
general structure of the memory is going to be as	Delovi
MeMx MeMY 4K=212=4096	
OD WE CAN TO	OF 1 - 4
4KX8 the x8 can be by itself	ares
\$6000 = 0110 0000 0000 0000 Meh	1.00
\$6FFF = 0110 1111 1111 111 Met	Y
\$ 7000 = 0111 0000 0000 0000 MeN \$ 7FFF = 0111 1111 1111 1111	LZ
so the address range is from \$6000 - \$ 71	T
and it A 12 changes we change the memory w	odde
b) From part @ we see that up until An the bits change withing the same memory thicke Mend it An changes we change the memory nittelf. First Module being MeMx and MeMY, secondule being MeMx and MeMY, secondule being MeMX.	

Abdullah Jafar Mansour Shamout 150200919

Abdullah Jafar Mansour Shamout 150200919



Note: Data Bus is bidirectional while the address bus is unidirectional going out of the CPU

Note: The enable for the decoder is set as active low, and the CS for the memories are also active low

Note: The circle at the decoder outline can be replaced with a NOT gate.

But they are only there because we were requested to make the enable as active low and having a NOT gate makes it look weird.

Also the circles are meant to be the negating part, the labels that I put are just for explanation. so having as negating circle and an inverted label like CS doesn't mean -ve and -ve so its +ve. It means to emphasise that due to that circle it is active low