

CS224 Lab #3

MIPS Single-Cycle Datapath and Controller

Dates: Section 1 Monday 14 March 08:40-12:30
 Section 2 Friday 11 March 13:40-17:30
 Section 3 Tuesday 08 March 08:40-12:30

In this lab you will use the digital design engineering tools (Verilog HDL, Xilinx ISE and FPGA, Digilent BASYS2 development board) to modify the single-cycle MIPS processor. You will expand the instruction set of the “MIPS-lite” processor by adding new instructions to it. To do this, you must first determine the RTL expressions, then modify the datapath and control unit of the MIPS. To implement the new instructions will require you to modify some Verilog modules in the HDL model of the processor. To test and prove correctness, you will first simulate the microarchitecture, then synthesize it and demonstrate on the BASYS2 board.

Part 1: Preliminary Design Report (25%)

At the start of your lab section, you will hand in your Preliminary Design Report (PDR). Be sure to make a copy of the report, to use during the lab. Your PDR should contain the following 7 items, one per page:

- a) Cover page, with university name, department name, and course name and number at the top, “Preliminary Design Report”, Lab # (e.g 3), Section #, and your name and ID# in the middle, and the date of your lab at the bottom.
- b) Determine the assembly language equivalent of the machine codes given in the imem module in the “Complete MIPS model.txt” file posted on Unilica for this lab. In the given Verilog module for imem, the hex values are the MIPS machine language instructions for a small test program. Dis-assemble these codes into the equivalent assembly language instructions and give a 3-column table for the program, with one line per instruction, containing its location, machine instruction (in hex) and its assembly language equivalent. [Note: you may dis-assembly by hand or use a program tool.]
- c) Register Transfer Level (RTL) expressions for each of the new instructions that you are adding (see list below for your section), including the fetch and the updating of the PC.
- d) Make any additions or changes to the datapath which are needed in order to make the RTLs for the instructions possible. The base datapath should be in black, with changes **marked in red and other colors (one color per new instruction)**.
- e) Make a new row in the main control table for each new instruction being added, and if necessary add new columns for any new control signals that are needed (input or output). Be sure to completely fill in the table—all values must be specified. If any changes are needed in the ALU decoder table, give this table in its new form (with new rows, columns, etc). The base table should be in black, with changes **marked in red and other colors**. {Note: if you need new ALUOp bits to encode new values, you should also give a new version of Table 7.1, showing the new encodings}

f) Write a test program in MIPS assembly language, that will show whether the new instructions are working or not , and that will confirm that all existing old instructions still continue to work. Don't use any pseudo-instructions; use only real MIPS instructions that will be recognized by the new control unit.

g) Write a list of the Verilog modules that will need changes in order to make these new instructions part of the single-cycle MIPS processor's instruction set. For each module in the list, determine the new Verilog model that will be needed in order for the instructions to be added. Give the Verilog code for each module that needs to be changed.

Table of instructions to implement-- by section

Section	MIPS instructions
Sec 1	Base: Original10 New: "ble", "jm", "subi", ll/sc
Sec 2	Base: Original10 New: "nop", "jalm", lui, "sw+",
Sec 3	Base: Original10 New: "bge", jalr, "swapRM", "push"

The Original10 instructions in "MIPS-lite" are add, sub, and, or, slt, lw, sw, beq, addi and j.

Instructions in quotes (e.g."push") are not defined in the MIPS instruction set. They don't exist in any MIPS documentation, they are completely new to MIPS. You will create them, according to the definitions below, then implement them.

nop: this I-type instruction does nothing, changes no values, takes one clock cycle. Except for the opcode (which you need to assign a code to), the I-type instruction field values are irrelevant. Example: nop {Note: an R-type nop exists in real MIPS, it is sll \$0, \$0, 0. But the nop here is different, so it is "nop" !}

subi: this I-type instruction subtracts, using a sign-extended immediate value. subi \$t2, \$t7, 4

jm: this I-type instruction is a jump, to the address stored in the memory location indicated in the standard way. Example: jm 40(\$s3)

jalm: : this I-type instruction is a jump, to the address stored in the memory location indicated in the standard way. But it also puts the return address into the register specified. Example: jalm \$t5, 40(\$s3)

bge, ble: these I-type instructions do what you would expect—branch to the target address, if the condition is met. Otherwise, the branch is not taken. Example: bge \$t2, \$t7, TopLoop

push: this I-type instruction does what you would expect—push a register value onto stack. Example: push \$a3 {Note: the assembler automatically puts 29 in the rs field, and 0 into the immediate field, of the machine code instruction.}

swapRM: this I-type instruction exchanges the data in two locations: the exchange is between a register value and a memory value (addressed in the standard way). Example: swapRM \$v0, 1004(\$sp)

sw+: this I-type instruction does the normal store, as expected, plus an increment (by 4, since it is a word transfer) of the base address in RF[rs]. {Note: these kind of auto-increment instructions are useful when moving through an array of data words.}

Part 2: Simulation of the MIPS-lite processor (25%)

- Complete the Verilog model of single-cycle MIPS by designing a 32-bit ALU module (one is partly specified already in "Complete MIPS model.txt") and save this ALU module by itself in a new file with a meaningful name. Make this file the basis of a new Xilinx project. In simulation, check its syntax, and then simulate this ALU, using a testbench that you will write. When you are sure that the 32-bit ALU is working correctly in simulation, you can now use it in the MIPS-lite datapath. When you have integrated your working 32-bit ALU into the "Complete MIPS model.txt" file, you are ready to simulate the MIPS-lite single-cycle processor in Xilinx.
- Make a New Project, giving it a meaningful name, for your single-cycle MIPS-lite. Do Add Source for the Verilog modules given in "Complete MIPS model.txt" (modified with your working ALU), and Save everything.
- Study the small test program loaded into instruction memory (in the imem module) that you disassembled in part b) of your Preliminary Design Report. What is the program attempting to do?
- Now make a Verilog testbench file and using Xilinx, simulate your MIPS-lite processor executing the test program. Study the results given in the simulation window. Find each instruction, and understand its values. Why is writedata undefined for some of the early instructions in the program?
- Now modify the simulation, in order to show more information. Make changes to the Verilog modules as needed so that the 32-bit values of PC and the Instruction are made to be outputs of the top-level module. Then modify the testbench file, so that they are displayed in the simulation.
- When you have studied the simulation results and can explain, for any instruction, the values of PC, instruction, writedata, dataaddr, and the memwrite signal, then call the TA, show your simulation demo and answer questions for grade. The purpose of the questions is to determine how much of the 20 points for Part 2 is deserved, based on your knowledge and ability to explain your demo, the Verilog code and the reasons behind it, and what would happen if certain changes were made to it. **To get full points from the Oral Quiz, you must know and understand everything about what you have done.**

Now save the Verilog code of the testbench module used for your simulation in part f), plus the top module file of part f) in their final form. Put these 2 modules together in a text file named FirstName_LastName_Lab3.txt. It should contain all the Verilog codes from these 2 modules, copy-pasted together in one .txt file. In Part 4 but not now, you will upload your file to the Unilica Assignment for your section, for similarity checking with MOSS. Each person is only allowed to upload 1 submission the Unilica Assignment, and now is not the time.

Part 3: Adding New Instructions: Implementation and Testing (50%)

- Implement the modified processor by making the necessary changes to the Verilog modules in your Preliminary Design Report, part g). Integrate these all together into a new Verilog model for the MIPS

single-cycle processor that does the Original10 instructions plus the new instructions required for your section.

You should also consider the following: to slow down the execution to an observable rate, the clock signal should be hand-pushed, to be under user control. One clock pulse per push and release means one instruction is fetched-decoded-executed. Similarly the reset signal should be under hand-pushed user control. So these inputs need to come from push buttons, and to be debounced and synchronized. The memwrite output (along with any other control signals that you want to bring out for viewing) can go to a LED, but the low-order bits of writedata (which is RF[rt]) and of dataaddr (which is the ALU result) should go to the 7-segment display, in order to be viewed in a human-understandable way. [Consider why it isn't necessary to see all 32 bits of these busses, just the low-order bits are enough.]

b) In view of the above, create a new top-level Verilog module, to model the system that contains an instantiation of the MIPS computer (in module top), as well as 2 instantiations of pulse_controller, and 1 instantiation of display_controller. Your system should include some hand-pushed signals coming from push buttons, and some anode and cathode outputs going to the 7-segment display unit on the BASYS2 board and memwrite (and possibly other outputs) going to a LED..

c) Make the .ucf file that maps the inputs and outputs of your top-level Verilog model to the inputs (50 Mhz clock and pushbutton switches) and outputs (AN and CA signals to the 7-segment display, and memwrite (plus others?) going to a LED) of the BASYS2 board and its FPGA.

d) Now create a New Project, and implement it on the BASYS2 board, and test it. When all 4 of your new instructions are working correctly in hardware, and all the old instructions are also still working, call the TA and show it for grade. *Note: the TA will ask questions to you, in a single 50-point demo and Oral Quiz, to determine how much of the 50 points for Part 3 is deserved, based on your knowledge and ability to explain your demo, the Verilog code and the reasons behind it, and what would happen if certain changes were made to it. **To get full points from the Oral Quiz, you must know and understand everything about what you have done.***

Part 4. Submit your code for MOSS similarity testing

In Part 3, you created a new top-level module for your overall system, and modified several Verilog modules for parts of the single-cycle MIPS that needed to change in order to implement the new instructions. Now it is time to combine all the new and modified Verilog codes into a file called FirstName_LastName_Lab3.txt . This is the file you started in Part 2. Now add to it all the Verilog modules whose code is new or modified in Part 3. DO NOT include any unmodified Verilog modules, only those whose code you changed or created. When you have done this, FirstName_LastName_Lab3.txt will contain 2 Verilog modules from Part 2, and several more Verilog modules from Part 3.

You will upload this file to the Unilica > CS224 > Assignment for your section. While the TA or Tutor is watching, you will upload this file. Be sure that your file contains exactly and only the codes which are specifically detailed above. Check the specifications! *Even if you didn't completely finish, or get the Verilog codes working, you must submit the FirstName_LastName_Lab3.txt file to the Unilica Assignment for similarity checking.* If you don't submit your code, your grade for the lab will be 0, and if you upload it but it doesn't contain your Verilog testbench module and modified top module for Part 2, plus the new and modified Verilog files from Part 3, you will receive a 0 for that part of the lab (see Lab Policies section, below NOTES.) Your codes will be compared against all the other codes in the class, by the MOSS

program, to determine how similar it is (as an indication of plagiarism). So be sure that you only submit code that you actually wrote yourself ! All students must upload their code to Unilica > Assignment while the TA or Tutor is watching, and before the deadline. NOTE: you are allowed to upload only ONE file to Unilica, so be sure it contains exactly and only the codes required.

Part 5. Cleanup

- 1) Erase all the files that you created or used, including your MIPS files and this Lab2.doc file In other words, leave the lab computer exactly as you found it.
- 2) Put back all the hardware, boards, wires, tools, etc where they came from.
- 3) Clean up your lab desk, to leave it completely clean and ready for the next group who will come.

CONGRATULATIONS, you are done with Lab 3, and one step closer to becoming a Computer Engineer!

LAB POLICIES

1. Each student will earn their own individual lab grade, by how much they do, how much they learn, how much they know. The questions asked by the TA will have an effect on your individual lab score, so be prepared to answer questions concerning the lab topics.
2. Lab score will be reduced to 0 if the code is not submitted for similarity testing, or if it is plagiarized. MOSS-testing will be done, to determine similarity rates. Trivial changes to code will not hide plagiarism from MOSS—the algorithm is quite sophisticated and powerful. Please also note that obviously you should not use any program available on the web, or in a book, etc since MOSS will find it. The use of the ideas we discussed in the classroom is not a problem.
3. You must be in lab, working on the lab, from the time lab starts until your work is finished and you leave. (Bathroom and snack breaks are the exceptions to this rule).
4. No cell phone usage during lab. Tell friends not to call during the lab hours--you are busy learning how computers work !
5. Internet usage is permitted only to lab-related technical sites. No Facebook, Twitter, email, news, video games, etc--you are busy learning how computers work !