

# ITC Boss level v1.

Addendum, updates and clarifications to 16 bit CPU specifications shared earlier.

As per the original scope and design document.

Version date: 29/11/24

# Minimum requirements

## Data Transfers


- Addresses to A and B can only be transferred via MAR A and MAR B. Addresses for INST and SYS can only transfer via MARZ.
- Data to ALU can only come through registers. Data to registers can only come through MBR. Data to RAM can only flow through MBRS.
- If you are using a bus terminal, the terminal can only talk to and via MBRS

## Hard coding

- Of execution cycles is strictly prohibited in any shape and form.
- Must use program counters for flow of control
- Architectural flow must follow shared data flow and design requirements

# Data Flow

# Flow summary



# Bus Terminal

One possible visual interpretation of the bus terminal. The bus terminal moves and transfers data across block of RAM using the MOVE instructions. See instructions below

OE = Output Enable

B\_1 = Control Line


B\_2 = Control Line

R\_Inst = Instruction RAM

R\_Sys = System RAM

R\_A = RAM A

R\_B = RAM B



# Terminology

Memory Address  
Register. MAR.

- 5 bits. 3 count

Memory Buffer  
Register. MBR.

- 16 bits. 3 count

Register Bank. Reg  
1 – 8.

- 16 bits. 8 count

Random Access  
Memory. RAM.  
Read and Write.

- 16 bits. 4 count

Read Only  
Memory. ROM.  
Read only.

- 32 bits. 1 count

Program Counter.  
PC.

- 2 count

Program Control  
Unit. PCU.

- 1 count

# Architecture

Check List

# Core Architecture. Checklist

## 4 x RAM Blocks.

- 5 bit addresses. 16 bit words

## 3 x MAR Registers

- 5 bit

## 3 X MBR Registers

- 16 bit

## 1 X Bus Terminus

- Bus Interchange

## 8 x CPU Input Registers

- 16 bit

## 1 x CPU Output Register

- 16 bit

## 1 X ALU

- 12 – 16 Operations


## 1 x ROM based Program control Unit (PCU)

- Instead of digital circuit based PCU

## 3 x 16 Bit buses

- Separate buses for RAM Blocks





# Minimum requirements for viva

ROM based  
PCU

4 RAM Blocks

8 Register  
across 2  
Banks

3 MAR / 3  
MBR


12 – 16  
Operations

3 Buses

1 Bus  
Terminus

Automated  
Execution of  
12 operations

4 x Assembly  
Test Script  
execution



- 1 RAM\_A\_WE
- 2 RAM\_A\_OE
- 3 RAM\_B\_OE
- 4 RAM\_B\_WE
- 5 Inst\_RAM\_OE
- 6 Inst\_RAM\_WE
- 7 System\_RAM\_OE
- 8 System\_RAM\_WE
- 9 MIR\_B\_WE
- 10 MIR\_A\_WE
- 11 MIR\_Z\_WE
- 12 Inst\_Splitter\_WE
- 13 MIR\_B\_CB
- 14 MIR\_A\_CB
- 15 MIR\_Z\_CB
- 16 MAR\_Z\_WE
- 17 MAR\_A\_WE
- 18 MAR\_B\_WE
- 19 Reg\_8\_WE
- 20 Reg\_4\_WE
- 21 Reg\_2\_WE
- 22 Reg\_6\_WE
- 23 Reg\_7\_WE
- 24 Reg\_5\_WE
- 25 Reg\_3\_WE
- 26 Reg\_1\_WE
- 27 Reg\_A\_Out\_CB
- 28 Reg\_B\_Out\_CB
- 29 ALU\_Out\_CB
- 30 Counter\_Increment\_by\_1
- 31 Sys\_RAM\_Addr\_CB
- 32 Reg\_1\_Out\_CB



# Final viva checklist

- Your circuit must work using the ROM based PCU. No other PCU's are allowed.
- Your circuit must implement at least 12 of the specified instruction. MAT MULT / Block Load / Block Store are mandatory instructions.
- Your circuit must execute 3 of the 4 shared test scripts as they are written without any changes or modification to the script or your circuit.
- Your circuit must meet the minimum architecture requirements specified earlier in this note.
- Mat Mult is not mandatory for the TA viva but is mandatory for the final viva

# OpCodes

# OPCodes

0000	• Reserved
0001	• Add
0001. With Flag = 1	• Subtract
0010	• Debug
0011	• Mult
0100	• Store
0100. With Flag = 1	• Store Over Flow
0101. Mem Swap	• From A to B
0110. Reg Swap	• Swap source with destination

# OPCodes

0111	• Block Load
1000	• Block Store
1001	• Mat Mult
1010	• Compare
1011	• And
1100	• XOR
1101	• NOT (A)
1110	• NOP
1110. With Flag = 1	• HALT

# OPCodes

1111

- MOVE A,B (A=Ram A | B=System Ram)

1111. With Flag=1

- MOVE A,B (A=Ram B | B=System Ram)



# Instructions

19 Instructions in total

# Instructions. A

**Reserved.** No operation has been assigned to this code

**Add, A, B.** Add B to A

**Sub, A, B.** Sub B from A

**Mult, A, B.** Multiply A and B

**Store, C.** Store the value in the output register in location C in System RAM

**Store OverFlow, C.** Store the overflow value in location C in System RAM

**Mem Swap, A, B.** Swap the value at location A in RAM\_A, with value in location B in RAM\_B

# Instructions. B

**Compare A, B.** Compare A and B. Store 1 if A is less than B. Store 2 if A = B. Store 4 if A is greater than B. Store results in a specific location in System memory.

**AND A, B.** Logical Operation AND on A, B

**XOR A, B.** Logical Operation XOR on A, B

**NOT A.** Logical Not of Value A

**NOP.** No Operation.

**HALT.** Stop Execution

# Instructions. C

**Reg Swap, A, B.** Swap value in register A, with value in register B

**Block Load, A, B.** Block load 4 values from Address A in RAM\_A in Registers 1, 2, 3, 4. Block load 4 values from Address B in RAM\_B in Registers 5, 6, 7, 8.

**Block Store C.** Block store 4 values from output registers in System RAM starting from memory location C.

**Mat Mult.** Multiply a 2 x 2 Matrix. 4 values x 4 values.

**MOVE A,B.** Move value in System Ram, at Address B to value in **Ram A address A.**

**MOVE A,B (with flag).** Move value in System Ram, Address B to value in **Ram B address A.**

**Debug A.** Delay every data cycle by the clock cycle specified in A. So Debug 3, will add a delay of 3 clock cycles to each data transfer between RAM and MBR, MBR and Registers, Registers and ALU, ALU and Output, Output and MBR, MBR and RAM

# Boss Level Viva Extensions

To be released on 1<sup>st</sup> December 2024