National University of Computer and Emerging Sciences, Lahore Campus

SALING SERVING	Course Name:	Computer Architecture	Course Code:	EE204
	Program:	BS(Computer Science)	Semester:	Fall 2019
	Duration:	30 Minutes	Total Marks:	20
	Paper Date:	04-12-2019	Weight	~3
	Exam Type:	Quiz 5a	Page(s):	2

St Se	udent :	Name:		Roll No		
Question 1 [2+2+2+2]						
Co	onsider the f a) Each pa b) Virtual	following facts fo age table entry c	-	•		
2.	How many	y physical pages	will be present?			
3.	What is th	e size of the pag	ge table if we store information o	of all pages?		
4.	What is th	e size of the pag	ge table if we only store informa	tion of physical pages?		

Question 2 [3+3+3+3]

Consider a machine with a byte addressable main memory of 64 KB and block size of 8 bytes. Assume that a 2-way set associate cache of 256 bytes is used with this machine.

a. How the main memory address will be divided into tag, index and offset bits?

b. Into what set would bytes with each of the following addresses be stored? Set no. (in decimal)

0001 0001 0001 1011 1101 0000 0001 1101

c. Suppose the byte with address 0001 1010 0001 1011 is stored in the cache. What are the addresses of the other bytes stored along with it in the same block?

d. What would be the size of tag array?