

	Course Name:	Advanced Computer Architecture	Course Code:	EE502
	Program:	MS(Computer Science)	Semester:	Fall 2020
	Due Date:	21-12-2020	Total Marks:	30
	Evaluation Type:	Assignment 5	Weight	~3
			Page(s):	3

Question 1 [10]

Suppose we have following two configurations

- 32-bit operating system, 4-KB page size, 1 GB of RAM
- 64-bit operating system, 16-KB page size, 16 GB of RAM

- How many bits are required for each of the following entries: P stands for Physical and V stands for Virtual

Config.	V. Addr bits	P. Addr bits	V. Page no. bits (index in V. addr)	P. Page no. bits (index in P. addr)	Offset
a					
b					

- What are some advantages and disadvantages of using a larger page size?

Question 2 [20]

Consider a memory sub-system—with 16-bit addresses—that has two levels of cache (L1 and L2). L1 is a direct-mapped cache with 16 bytes block size and cache capacity of 4 KB. L2 is an 8-way set associative cache with 256 bytes block size and cache capacity of 32 KB.

a. Calculate the size of tag, index, and offset fields for the L1 cache (3 marks)	Number of tag bits	
	Number of index bits	
	Number of offset bits	
b. Calculate the size of tag, index, and offset fields for the L2 cache (3 marks)	Number of tag bits	
	Number of index bits	
	Number of offset bits	
c. A test application attempts to read the following 16-bit memory addresses (in right column). List all generated events that might take place for each read access. Possible events include L1-Hit, L1-Miss, L2-Hit, L2-Miss, and Mem (for memory read). (10 marks) Note that memory blocks are only transferred between adjacent memory levels. This means that when data is read from memory, the block containing it will be moved into L2 only. L1	Memory Address (to read from)	Generated Events (L1-Hit, L1-Miss, L2-Hit, L2-Miss, and Mem)
	0x1562	
	0x1588	
	0x1581	
	0x1562	

<p>will be populated when relevant data is found in the L2 cache. Least Recently Used (LRU) replacement policy is used where required. The caches are initially empty.</p> <p>The following cases (see below) generate the following events (see below). Use this information to fill the table in the right-box.</p> <table><tr><th>Cases</th><th>Generated Events</th></tr><tr><td>L1-Hit</td><td>L1-Hit</td></tr><tr><td>L2-Hit</td><td>L1-Miss, L2-Hit</td></tr><tr><td>Memory Access</td><td>L1-Miss, L2-Miss, Mem</td></tr></table>	Cases	Generated Events	L1-Hit	L1-Hit	L2-Hit	L1-Miss, L2-Hit	Memory Access	L1-Miss, L2-Miss, Mem	<table><tr><td>0x4562</td><td></td></tr><tr><td>0x45BC</td><td></td></tr><tr><td>0x4562</td><td></td></tr><tr><td>0x1562</td><td></td></tr><tr><td>0x45BC</td><td></td></tr><tr><td>0x45B2</td><td></td></tr></table>	0x4562		0x45BC		0x4562		0x1562		0x45BC		0x45B2	
	Cases	Generated Events																			
	L1-Hit	L1-Hit																			
	L2-Hit	L1-Miss, L2-Hit																			
	Memory Access	L1-Miss, L2-Miss, Mem																			
	0x4562																				
	0x45BC																				
0x4562																					
0x1562																					
0x45BC																					
0x45B2																					
<p>d. Assume that the:</p> <p>Clock rate is 1 GHz,</p> <p>L1 access time is 2 cycle,</p> <p>L2 access time is 15 cycles,</p> <p>Memory access time is 200 cycles,</p> <p>L1 hit rate is 80%,</p> <p>L2 hit rate is 90%.</p> <p>What is the average memory access time? (4 marks)</p>	<p>d. solution</p>																				