


# National University of Computer and Emerging Sciences, Lahore Campus

|   |              |                       |              |          |
|---|--------------|-----------------------|--------------|----------|
|  | Course Name: | Computer Architecture | Course Code: | EE204    |
|   | Program:     | BS (Computer Science) | Semester:    | Fall2018 |
|   | Duration:    | 90 Minutes            | Total Marks: | 30       |
|   | Paper Date:  | 15-11-2018            | Weight       | 15       |
|   | Exam Type:   | Midterm               | Page(s):     | 4        |

**Student : Name:** \_\_\_\_\_ **Roll No.** \_\_\_\_\_ **Section:** \_\_\_\_\_

**Instruction:** 1. Attempt all question in the provided space. You can use rough sheets but it should not be attached.  
2. If you think some information is missing, write assumption and solve accordingly.

## Question 1a [6] (Multiple options can be selected in each question)

- Which of the following statements regarding pipeline hazards are TRUE?
  - all data hazards can be avoided by forwarding
  - branching causes both data and control hazards
  - data hazards may cause error in execution result
  - structural hazards occur whenever an instruction depends on another for operand
- Typically during pipelined execution, the read operation on the register file and the memory is performed during \_\_\_\_\_.
  - first half of the cycle
  - later half of the cycle
  - any half of the cycle
  - throughout the cycle
- CPU time can be reduced by reducing:
  - Instruction count
  - clocks per instruction
  - clock cycle time
  - clock frequency
- Structural hazards can be avoided by
  - adding stalls
  - forwarding
  - adding more hardware
  - register renaming
- We can flush an instruction by
  - disabling IF/ID register
  - disabling PC register
  - flushing IF/ID register
  - flushing PC register
- Allowing jumps branches, and ALU instructions to take fewer stages/cycles than the five required by the load instruction will
  - increase pipeline performance
  - decrease pipeline performance
  - increase clock cycle time
  - decrease clock cycle time

## Question 1b [4]

Consider three branch prediction schemes:

- predict not taken
- predict taken
- dynamic prediction.

Assume that they all have zero penalty when they predict correctly and two cycles when they are wrong. Assume that the **average predict accuracy of the dynamic predictor is 65%**. Which predictor is the best choice for the following branches? Write A, B, or C in last column representing the best choice.

|   | Actual Branch outcome           | Additional cycles(penalty) for each option |   |   | Best choice |
|---|---------------------------------|--|---|---|-------------|
|   |                                 | A  | B | C |             |
| 1 | Branch taken with 15% frequency |  |   |   |             |
| 3 | Branch taken with 70% frequency |  |   |   |             |

### Question 2 [12]

Consider the following instruction sequence:

```

Loop: lw R1,20(R2)
      add R1,R1,R3
      sub R6,R1,R5
      sw R6, 20(R2)
      beq R6,R7,Loop

```

Assume that the following code is being run on 5-stage mips processor with each stage consuming one clock cycle and the branch is always predicted to be taken.

1. If there is no forwarding and hazard detection, how many cycles will be required to complete execution of this code if values of the registers and memory are such that the loop takes only 2 iterations?

Required Cycles: \_\_\_\_\_

Explain your answer by rewriting the code and inserting NOPs in the code where the stalls are required.

2. Now consider that full forwarding and hazard detection unit is implemented, how many cycles will be required to complete execution of this code if values of the registers and memory are such that the loop takes only 2 iterations?

Required Cycles: \_\_\_\_\_

Explain your answer by inserting NOPs in the code where the stalls are required

3. Consider the following initial values for the registers

|                    |    |    |    |    |    |    |    |
|--------------------|----|----|----|----|----|----|----|
| Register Name -->  | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| Register Value --> | 0  | 0  | 10 | 0  | 5  | 0  | 6  |

All the Data memory locations are initialized to 1.

- a. Suppose we designed the hazard detection unit and assumed that forwarding will be implemented, but then we forget to actually implement forwarding, what are the final register values after the above code sequence executes (single iteration)?

|                    |    |    |    |    |    |    |    |
|--------------------|----|----|----|----|----|----|----|
| Register Name -->  | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| Register Value --> |    |    |    |    |    |    |    |

- b. If the processor has forwarding, but we forgot to implement the hazard detection unit, what are the final register values after the above code sequence executes (single iteration)?

|                    |    |    |    |    |    |    |    |
|--------------------|----|----|----|----|----|----|----|
| Register Name -->  | R1 | R2 | R3 | R4 | R5 | R6 | R7 |
| Register Value --> |    |    |    |    |    |    |    |

**Explanation:**

### Question 3 [8]

**CPI of different instruction types is given as below**

|                   |                   |               |
|-------------------|-------------------|---------------|
| <b>Arithmetic</b> | <b>Load/Store</b> | <b>Branch</b> |
| <b>2</b>          | <b>5</b>          | <b>3</b>      |

**Assume the following instruction breakdown for a given program**

|                   |                             |
|-------------------|-----------------------------|
|                   | <b>No. of instructions</b>  |
| <b>Arithmetic</b> | <b>500 x 10<sup>6</sup></b> |
| <b>Load/Store</b> | <b>300 x 10<sup>6</sup></b> |
| <b>Branch</b>     | <b>200 x 10<sup>6</sup></b> |

- [illegible]