National University of Computer and Emerging Sciences, Lahore Campus

| S THING SO TO THE SOURCE SOURC | Course Name: | Computer Architecture | Course Code: | EE204 |
|--|--------------|-----------------------|--------------|-----------|
| | Program: | BS(Computer Science) | Semester: | Fall 2019 |
| | Duration: | 30 Minutes | Total Marks: | 20 |
| | Paper Date: | 09-10-2019 | Weight | ~3 |
| | Exam Type: | Quiz 2c | Page(s): | 2 |

| Student: Name: | Roll | No |
|----------------|------|----|
| Section: | | |

Question 1a [4]

In Pipelined processor, multiple instructions are in different pipelined stages at the same time. In each clock cycle, new control signals are created by instruction at decode stage, however instructions at other stages require their own signals. How this problem is handled in Multi-cycle MIPS pipeline?

Question 1b [6]

We have a program with execution time of 20 seconds on computer A. The clock speed of computer A is 500 MHz. Another computer B runs the same program in 15 seconds. We only know that clock cycles required in Computer B are double as compared to Computer A. Calculate the clock rate of Computer B.

| Question 2 [3+4+3] | |
|--|---|
| a) If we have the following times for 4-staged Pipelined MIPS architecture: 20ns, 10ns, , 30ns, and 15ns the what would be the frequency of the processor and latency of a single instruction. | n |
| what would be the frequency of the processor and latency of a single histraction. | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| b) If we have the liberty to convert it into 5-staged pipeline by splitting any one stage into two equal stages the which stage should be split and what would be the new frequency and latency of a single instruction. | n |
| which stage should be split and what would be the new frequency and latency of a shighe histraction. | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| c) Calculate the speedup we obtain by using 5-staged pipeline. | |
| c) Calculate the specuap we obtain by using 5 staged pipeline. | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |