


National University of Computer and Emerging Sciences, Lahore Campus

	Course Name:	Advance Computer Architecture	Course Code:	EE502
	Program:	MS (Computer Science)	Semester:	Fall2018
	Duration:	3 hours	Total Marks:	70
	Paper Date:	26-12-2018	Weight	50
	Exam Type:	Final	Page(s):	8

Student : Name: _____ Roll No. _____ Section: _____

Instruction: 1. Attempt all question in the provided space. You can use rough sheets but it should not be attached.
2. If you think some information is missing, write assumption and solve accordingly.

Question 1a [10+4+6] (Multiple options can be selected in each question)

- Which of these modifications would you introduce on a cache to decrease the conflict misses?
 - Increase the cache size
 - Decrease the cache associativity
 - Increase the size of the blocks
 - Add a second level of cache
- Which of the following statements regarding pipeline hazards are TRUE?
 - All data hazards can be avoided by forwarding
 - An instruction could be dependent on previous store instruction
 - Data hazards may cause error in execution result
 - Structural hazards occur whenever an instruction depends on another for operand
- Which complications are introduced by out-of-order execution and out-of-order completion?
 - WAR and WAW hazards
 - Structural hazards
 - Exception handling
 - Control hazards
- Typically during pipelined execution, the read operation on the register file and the memory is performed during _____.
 - First half of the cycle
 - Later half of the cycle
 - Any half of the cycle
 - Throughout the cycle
- CPU time can be reduced by reducing:
 - Instruction count
 - Clocks per instruction
 - Clock cycle time
 - Clock frequency
- Structural hazards can be avoided by
 - adding stalls
 - forwarding
 - adding more hardware
 - register renaming
- Vector processors are a type of
 - SISD processors
 - SIMD processors
 - MISD processors
 - MIMD processors
- We can flush an instruction by
 - disabling its control signals
 - disabling IF/ID register
 - flushing IF/ID register
 - All of the above

9. If branch related calculations and decision making is done in execution stage then how many nops instructions are required after the branch instruction to avoid wrong fetching of next instruction.
- 1
 - 2
 - 3
 - 4
10. Allowing jumps branches, and ALU instructions to take fewer stages/cycles than the five required by the load instruction will
- increase pipeline performance
 - decrease pipeline performance
 - increase clock cycle time
 - decrease clock cycle time

Question 1b: True/False

(Write true or false in front of each statement)

- The global miss rate represents the fraction of memory accesses going from the processor to the main memory.
- The introduction of a larger L2-cache reduces both the effective miss penalty and the average memory access time.
- In MIMD Distributed architecture, the memory address space is shared.
- We may need to add stall before branch instruction due to control hazard.

Question 1c

Fill in the following table by considering the given values

	Virtual Address bits	Physical Address bits	Page Size	VPN bits	PPN bits	Minimum bits in each Page table entry
a	32	26			13	
b		32		21		17
c			32kb	25		21

VPN: Virtual page number

PPN: Physical page number

Question 2[10]

Define each of the following cache optimization technique and explain how it improves the performance.

a. Critical word first

b. Merging arrays

c. Loop interchange

d. Trace caches

Question 3 [10]

Assuming a cache of 512 blocks, a 2-word block size, and a 20-bit memory address. Calculate:

1. The total number of sets for a direct-map cache: _____

2. The total number of sets for an 8-way set associate cache: _____

3. How many total bits of storage(tag+ data +valid) are required for an 8-way set associate cache:

4. How many total bits of storage(tag+ data +valid) are required for a fully associative cache:

5. In case of an 8-way set associate cache, Into what set would bytes with each of the following addresses be stored

	Set number (decimal)
▪ 0001 0001 0001 1011 1111	
▪ 1100 1111 0011 0011 0100	

Question 4 [10]

Let us consider a computer with a L1 cache and L2 cache memory hierarchy with the following parameters: Processor Clock Frequency = **1 GHz** ; Hit Time L1 = 1 clock cycle ; Hit Rate L1= 90% ; Hit Time L2 = 15 clock cycles; Hit Rate L2= 80% ; Miss Penalty L2= 50 clock cycles; Total Memory Accesses Per Instruction = 1.5 ; CPI exec = 2

1. How much is the AMAT?
2. If we want to improve the AMAT by 20 % by improving hit rate of L2 then what should be the miss rate of L2?
3. How much is the impact on CPU time of the L2 cache with respect to an IDEAL L2 cache that never miss?

Let us assume to introduce an L3 cache with Hit time $L3 = 25$ clock cycles and Hit Rate $L3 = 92\%$.

4. How much is Miss Penalty of I
5. How much is the new AMAT?

Question 5 [6+6+8]

Code	Instructions
Loop: ld R2,100(R6) st R2,200(R6) ld R2,300(R6) addi R2,R2,10 st R2,300(R6) addi R6,R6,4 beq R6, R7, Loop	<ul style="list-style-type: none"> ○ ALU operations take 1 cycle in execution and no cycle in memory. Beq takes one cycle in each stage ○ Memory operations take 2 cycles in memory stage ○ There is no register renaming ○ Instructions are fetched in order however decode, execution, memory and writeback can be out of order. ○ An instruction will only enter the execution stage if it does not cause a RAW, WAR or WAW hazard ○ There is only one unit in each stage so only one instruction can enter a stage at a time, and in case multiple instructions are ready, the oldest one will go first ○ Forwarding is implemented

- a. Fill in the following table pointing for each instruction, the pipeline stages activated in each clock cycle.
For example instruction 1 is fetched in 1st cycle, decoded in 2nd as shown below

Cycle \ Inst	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
(1)	F	D																												
(2)																														
(3)																														
(4)																														
(5)																														
(6)																														
(7)																														

- b.** Consider the given program to be executed on 2-issue superscalar processor with following specification.
- There are two generic execution units
 - Memory type instructions take 2 cycles in execution
 - Forwarding is implemented
 - In case of false dependencies, write back should be in order. No need to wait in decode stage

Show two iterations of the above code

[illegible]

- 2 LOAD/STORE Functional Units (LDU1, LDU2) with latency of 4 cycles
- 2 ALU/BR Function Units (ALU1, ALU2) with latency 2 cycles
- 2 RESERVATION STATIONS (add1, add2) for ALU/BR operation
- 2 Buffers for LOAD/STORE (Load1, Load2)

- Structural hazards for RS in ISSUE phase
- RAW hazards in START EXECUTE phase

Instruction status:

```

Loop: ld R2,100(R6)
      st R2,200(R6)
      ld R2,300(R6)
      addi R2,R2,10
      st R2,300(R6)
      addi R6,R6,4
      beq R6, R7, Loop

```

	<i>Exec</i>	<i>Exec</i>	<i>Write</i>
<i>Issue</i>	<i>Start</i>	<i>Comp</i>	<i>Result</i>

Reservation Stations:

<i>Time</i>	<i>Name</i>	<i>Busy</i>	<i>Op</i>	<i>Vj</i>	<i>Vk</i>	<i>Qj</i>	<i>Qk</i>
	Add1	No					
	Add2	No					

	Busy	Address
Load1	No	
Load2	No	

Register result status:

R1 R2 R3 R4 R5 R6 R7 ...