

	Course Name:	Computer Architecture	Course Code:	EE204
	Program:	BS(Computer Science)	Semester:	Fall 2019
	Duration:	30 Minutes	Total Marks:	20
	Paper Date:	27-11-2019	Weight	~3
	Exam Type:	Quiz 4d	Page(s):	2

**Student : Name:** \_\_\_\_\_ **Roll No.** \_\_\_\_\_

**Section:** \_\_\_\_\_

**Question 1a [4]**

What is the difference between compulsory miss and capacity miss? Which caches suffer from them among direct-mapped, set associative and fully associative cache? Provide reasoning!

4 marks

**Question 1b [4]**

If a loop originally iterates 400 times and we want to use 3-level loop unrolling then how will we manage 400 iterations? How many times the new loop iterates?

## Question 2 [2+2+2+2+2+2]

Assuming a cache of 256 blocks, an 8-bytes block size, and a 16-bit memory address.

1. The total number of sets for a direct-map cache: \_\_\_\_\_
2. The total number of sets for a 4-way set associate cache: \_\_\_\_\_
3. How many total bits of storage(tag+data +valid) are required for a direct mapped cache: \_\_\_\_\_
4. How many total bits of storage(tag+data +valid) are required for a 4-way set associate cache: \_\_\_\_\_
5. How many total bits of storage(tag+data +valid) are required for a fully associative cache: \_\_\_\_\_
6. In case of an 8-way set associate cache, Into what set would bytes with each of the following addresses be stored

Set number (decimal)

- 0001 0001 1011 1111
- 1100 1111 0011 0100