

	Course Name:	Computer Architecture	Course Code:	EE204
	Program:	BS(Computer Science)	Semester:	Fall 2019
	Duration:	30 Minutes	Total Marks:	20
	Paper Date:	28-11-2019	Weight	~3
	Exam Type:	Quiz 4e	Page(s):	2

**Student : Name:** \_\_\_\_\_ **Roll No.** \_\_\_\_\_  
**Section:** \_\_\_\_\_

**Question 1 [6]**

Suppose you have 32MB cache with 128 byte line sizes, assume a 48-bit address:

**A. How many total bits of storage(tag+data+valid) are required for a direct mapped cache:**

\_\_\_\_\_

**Provide details:**

**B. How many total bits of storage(tag+data +valid) are required for an 8-way set associate cache: \_\_\_\_\_**

**Provide details:**

### Question 2 [14]

- ```

1.  Loop: ld R1, 100(R2)
2.      mul R1, R1, R4
3.      ld R5, 150(R2)
4.      div R6, R1, R5
5.      sw R6, 100(R2)
6.      sub R2, R2, 4
7.      bne R2, 0, Loop

```

Consider the following specification for our pipelined processor:

Five stages MIPS pipeline where multiplication and division consumes 3 cycles in execution. All other instructions consumes 1 cycle in each stage. Branch calculation is done in decode stage.

Full Forwarding has been implemented.

|                                                                          |                                               |
|--------------------------------------------------------------------------|-----------------------------------------------|
| <b>a) Add stalls in the above code to avoid data and control hazards</b> | <b>b) Rearrange the code to remove stalls</b> |
|                                                                          |                                               |

**c) Perform 2-level un-roll and reschedule the code to remove as many stalls as possible**

| Unrolled code | Rescheduled unrolled code |
|---------------|---------------------------|
|               |                           |