National University of Computer and Emerging Sciences, Lahore Campus



Course: Advance Computer Architecture Program: MS(Computer Science)

30 mins 11-04-2017

Section: A

Duration

Date:

Exam: Quiz 3

Course Code: EE502

Semester: Spring 2017

Total Marks: 25 Weight 3.75 Page(s): 2

3 marks

Question1a: What is fine-grain or interleaved multithreading?

Q1 b: What is shared memory MIMD model? Explain the difference between UMA and NUMA architecture. 7 marks

Question2: Suppose we want to execute the following program on a 2-way superscalar computer with two execution units that have the following latencies.

	Adder Multiplier	1 cycle 3 cycles
Loop:	LD R1, 40(R6)	// Instruction#1
	MUL R7, R3, R1	// Instruction#2
	ST R7, 20(R5)	// Instruction#3
	ADD R6, R6, 2	// Instruction#4
	SUB R5, R5, 4	// Instruction#5
	BEQ R5, R0, Loop	// Instruction#6

You have to show the execution of two iterations of this loop. You can move an instruction from one stage of the processor to the other as soon as a slot is available in the next stage. **Instruction wait in the decode stage in case there is any dependency. Forwarding is implemented. After branch we need a cycle to avoid wrong fetching of next instruction.**

a. In-order issue and out-of-order execution rules are applied. For each cycle, show which instructions in at which stage by filling the following table. You don't need to write complete instructions. Just write the instruction numbers from the code above.

Cycle No. IF		ì	ID		EX		MEM		WB	
1										
2										