

Course Code:	EE204
Semester:	Fall 2016
Total Marks:	70
Weight	45
Page(s):	8

Q1: Suppose we want to add support for these two instructions in our MIPS architecture. Marks (5 +2+3)

bez (Rs), Label	If Mem[Rs] == 0 then PC = PC + Offset
-----------------	---------------------------------------

-
- The diagram illustrates a 5-stage MIPS processor architecture. The stages are Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory Access (MEM), and Write Back (WB). Key components and their interconnections include:
- IF Stage:** The Program Counter (PC) is updated by the PCWrite signal. The PC value is used to address Instruction Memory. The Instruction Memory output is multiplexed with the PCWrite signal. The Instruction Memory output is also used to calculate the PC+4 value.
 - ID Stage:** The Instruction is decoded. The Hazard detection unit and Control unit are active. The Instruction is split into four parts: WB, M, EX, and EX. The WB part is used to address the Register File. The M part is used to address the Data Memory. The EX part is used to calculate the ALU result. The EX part is also used to calculate the PC+4 value.
 - EX Stage:** The ALU performs operations on the EX part of the Instruction. The ALU result is multiplexed with the Forwarding unit output. The ALU result is also used to calculate the PC+4 value.
 - MEM Stage:** The Data Memory is accessed using the M part of the Instruction. The Data Memory output is multiplexed with the Forwarding unit output. The Data Memory output is also used to calculate the PC+4 value.
 - WB Stage:** The Register File is updated with the EX part of the Instruction. The Register File output is multiplexed with the Forwarding unit output. The Register File output is also used to calculate the PC+4 value.
 - Control and Forwarding:** The Hazard detection unit and Control unit are active. The Forwarding unit is used to detect hazards and forward the ALU result to the EX stage. The Forwarding unit output is multiplexed with the ALU result.
 - Other Components:** The Sign-extend unit, Shift left 2 unit, and Mux units are used to calculate the PC+4 value and the ALU result.

- b. Which new control signals (if any) must be added to the pipeline? Name the signal and briefly describe its purpose in the table below. Please note that the number of rows (number of control signals) does not depict the required control signals for required changes. Required signals may be less or greater the rows.

Control Signal	Description

- c. Which of the following hazards(if any) will occur if the above mentioned new instruction is added to the data path? If any hazard occurs, then how many stalls will be required to avoid any wrong execution of the code segments? Answer the question by filling the following table.

Hazard Type	Will the hazard occur if new instruction is added? Yes/No	Stalls required in case of hazard occurring	Brief Description
Data Hazard			
Control Hazard			
Structural Hazard			
None of the hazards will occur			

$$(5+5+5)$$

Adder 1 cycles
Multiplier 3 cycles
Divider 5 cycles
Load/Store operation in the memory stage takes 2 cycles.

```

Loop: LD R1, 40(R6)      // Instruction#1
      ADD R5, R5, R1     // Instruction#2
      ST R1, 20(R5)      // Instruction#3
      MUL R6, R6, 2      // Instruction#4
      MUL R5, R5, -2     // Instruction#5
      BEQ R5, R0, Loop   // Instruction#6

```

You have to show the execution of two iterations of this loop on a 2-way superscalar processor. You can move an instruction from one stage of the processor to the other as soon as a slot is available in the next stage. Instruction wait in the decode stage in case there is any dependency. Buffers are available after execution and memory stages to hold completed operations. Forwarding is implemented.

- a. In-order issue and out-of-order execution rules are applied. For each cycle, show which instructions in at which stage by filling the following table. You don't need to write complete instructions. Just write the instruction numbers from the code above. Remember you cannot re-arrange the instructions for this part of the question.

[illegible]

- c. Show the execution of this sequence of instruction on 2-way superscalar processor for In-order issue and out-of-order execution and completion. Don't write whole instructions instead use the Instruction number assigned in part a.

[illegible]

Q3: Suppose we have virtual memory in a system with page size of 4KB, Virtual address is 16 bits and physical address is 15 bits. TLB cache is fully associative with 4 entries and least recently used replacement policy. L1 cache has 4 entries. Following is the snapshot for Page table, TLB cache and L1 cache. Marks 15

Page table:

	Valid	Physical Page #
0000	0	DISK
0001	1	001
0010	1	000
0011	1	010
0100	0	DISK
0101	0	DISK
0110	0	DISK
0111	0	DISK
1000	0	DISK
1001	1	110
1010	1	011
1011	1	101
1100	1	111
1101	0	DISK
1110	1	100
1111	0	DISK

TLB cache:

Valid	LRU	Tag	Physical Page #
1	3	1110	100
1	4	0011	010
1	2	1001	110
1	1	1100	111

L1 cache:

Valid	Tag	DATA
1	11001010	128 bytes data
1	00100110	128 bytes data
1	01011010	128 bytes data
1	11101001	128 bytes data

- a. For each of the following addresses write the corresponding physical addresses and tell whether it is TLB hit/miss, L1 hit/miss or page fault.

	Virtual address	Physical address	TLB hit/miss	L1 hit/miss	Page fault
A	1110 0010 0010 0100				
B	0111 1010 0110 0000				
C	1110 0101 0001 0001				
D	1100 0001 1100 0101				
E	1000 1001 1010 0011				

- b. In case of a TLB miss, new entry comes in the TLB cache replacing the least recently used value. Value of 1 in LRU in above table represents the most recently used value and 4 represent the least recently used value. If the above addresses are accessed in same sequence, what would be the final state of TLB cache?

Valid	LRU	Tag	Physical Page #

Note: In case of a page fault, you can assign a new physical address to that specific virtual address in above Page table.

Q4: Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a 3 GHz clock rate and a CPI of 1.5. P2 has a 2.5 GHz clock rate and a CPI of 1.0. P3 has a 4.0 GHz clock rate and has a CPI of 2.2.

Marks (3 + 3 + 4)

- a. Which processor has the highest performance? Express in the form of instructions per second?

Processor: _____

Instructions per second: _____

Calculations:

- b. If the processors each execute a program in 10 seconds, find the number of cycles and the number of instructions of the program.

Number of Cycles: _____

Number of Instructions of the Program: _____

Calculations:

- c. We are trying to reduce the execution time by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction?

Clock Rate: _____


Calculations:

Q5. Consider the following code segment

Marks: 20

```
lw R1, 12(R2)
add R3,R1,R4
lw R5, 16(R3)
beq R5,12(R2) // Here the branch is taken i.e. Values of R5 and 12(R2) are equal.
sw R5, 12(R2)
Label: add R5,R1,R3
sw R5, 12(R2)
```

Consider all the changes incorporated for reducing the stalls occurring due to Data hazards and Control hazards in the 5-stage pipelined processor. Refer to figure below for the finalized Data path of the processor. Also consider that 1-bit predictor is used for branch predictions. Predictor always predicts that the branch is **not taken**. What will be the values of the controls signals, forwarding and stall signals when the code segment provided above is executed on this processor. Fill the table provided on the next page to answer the question. Please note that the number of rows (number of clock cycles) does not depict the required clock cycles for the above code. Required Clock Cycles may be less or greater the mentioned ones. Draw more rows yourself if you need.



[illegible]