

Computer Architecture – Fall 2020

Assignment # 2

Due Date: 11/10/2020

Time: 5 pm

You may be called for evaluation of this assignment and you will have to justify your solutions before the course instructors and the TA. Failure to justify your answers will result in negative marks. Severity of the plagiarism can result in F as well.

Answer your questions in this file and submit your final solution as PDF file only.


Q1: Design the internal circuit of a ***Register file*** which contains 4 registers only. Each register can contain 4 bits. No need to design internal circuit of the register. You can assume that the registers are provided.

Following are the inputs to the register file

1. 2-bit Register number to read data
2. 2-bit Register number to read data
3. 2-bit Register number to write data to
4. 4-bit data to be written

Insert your circuit diagram here.

Following datapath for a Single Cycle processor design should be used to answer Q2-Q4.



Q2: Following statement has to be added to the datapath

SEQ Rd,Rs,Rt

Interpretation: Reg[Rd] = Boolean value (0 or 1) of (Reg[Rs] == Reg[Rt]) Value of Register Rd will be either zero or one after the instruction execution. If the contents of Register Rs and Rt are equal, the Rd will have 1, otherwise Rd should be set to 0.

Q4: Consider the following latencies for pipeline stages

IF	ID	EXE	MEM	WB
300ps	200ps	150ps	300ps	200ps

1. What is the clock cycle time for the pipelined processor?
Answer:
Briefly explain how you computed this value
2. What is the clock cycle time for a non-pipelined processor?
Answer:
Briefly explain how you computed this value
3. What is the total latency of an LW instruction in the pipelined processor?
Answer:
Briefly explain how you computed this value
4. What is the total latency of an LW instruction in the non-pipelined processor?
Answer:
Briefly explain how you computed this value