National University of Computer and Emerging Sciences, Lahore Campus

Ī	WAL UNIVE	Course Name:	Computer Architecture	Course Code:	EE204
	THE OWNER OF THE PARTY OF THE P	Program:	BS (Computer Science)	Semester:	Fall2019
	SENGES OF SENGES	Duration:	180 Minutes	Total Marks:	75
	Es ann Tille	Paper Date:	18-12-2019	Weight	45
	INER ENERGY	Exam Type:	Final Solution	Page(s):	8

Student :	Name	: Roll No Section:	
Instruction	ns:	1. Attempt all question in the provided space. You can use rough sheets but it should no	t
		be attached. Make assumption if something is missing and write it clearly.	
•		2. Answers attempted using pencil will not be considered. Use only black or blue pen.	
	_	5] (Marks will not be awarded for cutting and over-writing)	
		of hazard that occurs when branch instruction is dependent on previous instruction is call zard_ .	ed
2. EPG	C regis	er in case of an exception recordsaddress of instruction that created exception_	
3. Dec	cimal r	presentation of 110111.101 is 55.625	
4. Idea	al spee	lup from pipelining is equal tonumber of stages	
5. Sim	plified	expression of A+ A'B + A'B' is $_{\underline{}}$	
6. DR	AM is	fast but expensive as compared to SRAM. True/False	
7. Shi	ft Logi	e Left (sll) is an R-type instruction. True /False	
8. VL	IW is 1	ess efficient but require less hardware as compared to Superscalar. True/False	
9. Spa	itial loc	ality can be improved by using LRU replacement policy. True/False	
10. J-ty	pe inst	ructions do not have the destination register. True /False	
11. In c		an exception at decode stage, instructions at Ex, Mem and WB will be	
		iscarded and PC moves to ISR ompleted before PC moves to ISR	
		C moves to ISR and instruction complete alongside	
		one of the above	
12. In c		Virtual memory, if address translation is not available in TLB then it is	
		age fault	
		LB miss age table hit	
		oth A and B	
13. To		d write registers to/from Register File we need	
		ecoders, multiplexers	
		ncoders, multiplexers	
		ecoders encoder and multiplexers	
14 D'		nly decoders	
14. B1a		ue of -5 is	
	A. 1 B. 1		
	C. 1		
	D. 1		

15. Multiplier implemented using adder is aA. Combinational circuitB. Sequential circuit

C. Can be implemented as combinational or sequential


Question 2 [2+6+2]


Suppose we want to add support for the following instruction in our MIPS architecture.

Instruction	Operation being performed			
BEQM RT, RS, offset	if $Rt = =Mem[Rs + offset]$ then $PC = Rt *4$			

The BEQM instruction is a conditional branch which compares the value of RT register with value at memory location determined by adding RS and offset (Immediate value). If the values are equal then PC register is updated by the value of RT multiplied by 4. Sample instruction is as follows:

BEQM R4, R7, 88






Question 3[5+8+7]

Consider the following program fragment executing on a MIPS pipeline *with multiple execution units*. Execution stage takes a variable number of cycles, depending on the functional unit used.

Functional unit	Number of EX cycles
Integer ALU	1
Floating Point Add	2
Floating Point Multiply	3

Data forwarding is implemented.

- Loop: Ld R2, R1, 40
 S.D F1, R2, 8
 Ld.D F3, R2, 50
 MUL.D F4, F1, F3
 S.D F4, R2, 16
 Subi R1, R1, 8
 Beq R1, R0, Loop
- Note: R registers are for integer and F registers are for floating. Integer ALU is used for integer operations and Floating point units are used if the operands are floating point numbers.
- **a.** For the correct execution of the above program, inserts stall between instructions to avoid data and control hazards. Ignore structural hazards!



- **b.** Consider the given program (used in part a) to be executed on 2-issue superscalar processor with following specification.
 - o There are three type of execution units with latency as given in part a, however we have 2 integer ALU, 1 floating Adder and 1 floating Multiplier. Other than execution there are two units in each stage and all instructions take 1 cycle in stages other than execution.
 - o Full Forwarding is implemented
 - o Do not rename for this part. In case of false dependencies, write back should be in order. No need to wait in decode stage. Assume buffers available between different stages!

Show two iterations of the code given in part A

ode after loop unrolling	Code with added stalls	Optimized schedule of instruction with remaining stalls
op = ld R2, R1, 40 8 d F1, R2, 8 10 D F3, 18, 50 10 MW-D F4, F1, F3 S.D F4, R2, 16 10 R4, 181, 32 10 D F6, R4, 50 10 MW-D F8, F2, F6 S.D F8, R4, 16 Sub R1, R1, 1/b 10 My R1, R0, log	MW-D F4)F1)F3 STAU SAF4782,16 Ud R4, R1,32 MAN SAF2, R4,32 MAN SAF2, R4,350 SHELL	Lesp. Id Ro. R. 1940 ~ 1d P4, R1, 32 5. Let F3, R2, 50 c Let F6, R4, \$0; Bd. F1, R2, 50; Mul. D. F4, F1, F3; (Sd. F2, R4, \$0; Mul. D. F8, F2, F6; Sab R1, R1, 16; Sab R1, R1, 16; Sad F4, R2, 16; Sad F4, R2, 16; Sad F4, R4, 16; Sad F8, F4, 16;

Question 4 [20]

The following problem concerns the way we access data in the presence of virtual memory. We have to follow complete process of address translation and then access the data. VPN and PPN stand for Virtual Page Number and Physical Page Number.

- o The memory is byte addressable
- o Virtual addresses are 24 bits wide. (six hex digits)
- o Physical addresses are 16 bits wide. (four hex digits)
- o The page size is 2048 bytes.
- o The TLB is 4-way set associative with 64 blocks.
- o The Data Cache (hereafter called cache) is 2-way set associative, with a 16-byte block size and 32blocks.

In the following tables, all numbers are given in hexadecimal. You are provided below with **initial blocks of TLB**, Page Table entries for selected pages (in table titled "Page Table"), and **contents of initial blocks of cache**:

TLB							
Index	Tag	PPN	Valid				
0	55	1	0				
	48	F	1				
	00	1	0				
	32	9	1				
1	6A	6	1				
	56	1	0				
	60	4	1				
	78	1	0				
2	71	5	1				
	31	Α	1				
	53	1	0				
	87	1	0				
3	51	1	0				
	39	E	1				
	43	-	0				
	73	2	1				

Page Table								
VPN	PPN	Valid	VPN	PPN	Valid			
000	-	0	550	-	0			
2AB	D	1	55A	-	0			
312	Α	1	561	3	1			
31B	-	0	5C9	-	0			
320	9	1	601	4	1			
37A	-	0	699	-	0			
393	E	1	6A1	6	1			
3AB	-	0	70B	-	0			
433	-	0	712	5	1			
45C	-	0	72A	1	1			
480	F	1	733	2	1			
48D	-	0	740	-	0			
513	0	1	781	В	1			
529	-	0	79B	-	0			
532	-	0	872	С	1			
54A	8	1	ABC	-	0			

	2-way Set Associate Cache																	
×		р								Ву	tes							
Index	Tag	Valid	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	7A	1	09	EE	12	64	99	04	03	48	99	04	03	48	09	EE	12	64
0	7F	1	23	54	44	12	55	66	88	99	AA	AB	CA	15	12	45	44	6A
1	07	1	60	17	18	19	FF	ВС	OB	37	FF	ВС	OB	37	60	17	18	19
1	7F	1	32	54	65	76	66	33	55	77	88	34	4D	5F	FF	99	67	23
2	55	1	30	EB	C2	0D	8F	E2	05	BD	8F	E2	05	BD	30	EB	C2	0D
2	0B	0	ВС	OB	37	FF	8F	E2	05	12	64	99	FF	ВС	OB	34	21	69
3	07	1	03	04	05	06	7A	08	03	22	7A	08	03	22	03	04	05	06
3	5D	1	98	65	32	65	98	65	34	54	65	76	94	65	77	5B	4D	45

Part 1: (8 marks)

1.	How many virtual pages are there?	2^13 or 8192 pages				
2.	How many physical pages are there?	2 ⁴ or 16 pages				
3.	How many full Page Table Entries (PTEs) are present in the Page Table for any OS process?	2^13 or 8192 PTEs				
4.	How many sets in TLB and cache?	16 sets in both TLB and cache.				
	Calculate the number of bits required for page offset, TLB index, and TLB tag.	Page offset bits	11 bits			
5.		TLB index bits	4 bits			
		TLB tag bits	9 bits			
		Block offset bits	4 bits			
6.	Calculate the number of bits required for block offset, cache index, and cache tag.	Cache index bits	4 bits			
	block offset, cache index, and cache tag.	Cache tag bits	8 bits			

Part 2: (8 marks)

For the following virtual address, write the corresponding physical address. Also, indicate whether the TLB misses and whether a page fault occurs. If there is a page fault, enter "-" for "Physical Address". Write the physical address as a hex value.

Virtual Address	TLB Hit? (Y/N)	Page Fault? (Y/N)	Physical Address (hex value)
0x393A76	Y	N	0xEA76
0x8720A8	N	N	0xC0A8
0x532CAB	N	Y	<u>-</u>
0x601786	Y	N	0x4786

Part 3: (4 marks)

For the following physical addresses, fill the following table according to cache information given. If there is a cache miss, enter "-" for "Value of Cache Byte Returned".

Physical Address	Cache Hit? (Y/N)	Value of Cache Byte Returned (hex value)
0x7F19	Y	0x34
0x0738	Y	0x7A
0x340B	N	<u>-</u>
0x5D30	Y	<mark>0x98</mark>

Question 5 [4+6]

A. A compiler designer is trying to decide between two code segments for particular machine. There are two classes of available instructions: A and B. CPIs for classes A and B are 2 and 3 respectively. Instruction count for two code segments are provided in the table below:

	Instruction Counts for Instruction Class				
Code Sequence	A	В			
1	300	500			
2	700	200			

i. How many cycles are required for each code sequence?

Total cycles for code sequence #1:
$$\frac{300x2 + 500x3 = 600 + 1500 = 2100}{700x2 + 200x3 = 1400 + 600 = 2000}$$
 cycles

ii. What is the CPI for each code sequence?

CPI for code sequence #1:
$$2100/800 = 2.62$$

CPI for code sequence #2: $2000/900 = 2.22$

- **B.** Consider a processor with a 16 KB L1 on-chip cache. The miss rate for this cache is 3% and the hit time is 2 Clock Cycles (CCs). The processor also has an 8 MB, off-chip L2 cache. 95% of the time, data requests to the L2 cache are found and the hit time for L2 cache is 15 CCs. If the data is not found in the L2 cache, a request is made to a 4 GB main memory. The time to service a memory request is 400 CCs.
 - i. What is the average memory access time in terms of clock cycles?

The general formula for access time is HitTime+ (MissRate*MissPenalty)
$$\begin{aligned} &\text{AccessTime}_{L1} = \text{HitTime}_{L1} + (\text{MissRate}_{L1}* \text{ MissPenalty}_{L1}) \\ &\text{MissPenaltyL1} = \text{HitTime}_{L2} + (\text{MissRate}_{L2}* \text{ MissPenalty}_{L2}) \\ &\text{AccessTime}_{L1} = \text{HitTime}_{L1} + \text{MissRate}_{L1}* (\text{HitTime}_{L2} + (\text{MissRate}_{L2}* \text{ MissPenalty}_{L2})) \\ &= 2 + 3\% \text{ x } (15 + (5\% \text{ x400})) \\ &= 2 + 0.03 \text{ x } (15 + (0.05 \text{ x 400})) \\ &= 2 + 0.03 \text{ x } (15 + 20) \\ &= 2 + 0.03 \text{ (35)} \\ &= 2 + 1.05 = 3.05 \text{ CCs} \end{aligned}$$

ii. Calculate the execution time of a program that has a total of 10,000 instructions? 60% of these instructions are load and store instructions while others are compute instructions. The value of base CPI (Cycles Per Instruction) is 2. The clock speed for the processor is 1 GHz. Assume that all instructions are fetched from L1 cache.