## **National University of Computer and Emerging Sciences, Lahore Campus**

STATE OF THE STATE	Course Name: Computer Architecture		Course Code:	EE204
	Program:	BS(Computer Science)	Semester:	Fall 2019
	Duration:	30 Minutes	Total Marks:	20
	Paper Date:	28-11-2019	Weight	~3
	Exam Type:	Quiz 4e	Page(s):	2

Stude Sectio	nt : n:	Name:			Roll No	
Questi	on 1	[6]				
Suppose	you h	ave 32MB cad	che with 128 byt	e line sizes, assume	e a 48-bit address:	
A. How	/ man	y total bits o	f storage(tag+c	lata+valid) are re	equired for a direct	mapped cache:
Provide Provide	detai	 ls:				
	-		f storage(tag+c	lata +valid) are r	required for an 8-wa	y set associate
cach	ie:					
Provide	detai	ls•				

<ul> <li>5. sw R6, 100(R2)</li> <li>6. sub R2, R2, 4</li> <li>7. bne R2, 0, Loop</li> <li>Consider the following specification for our pipelined processor:</li> <li>Five stages MIPS pipeline where multiplication and division consumes 3 cycles in execution. All other instructions consumes 1 cycle in each stage. Branch calculation is done in decode stage.</li> <li>Full Forwarding has been implemented.</li> </ul>				
a) Add stalls in the above code to avoid data and control hazards	b) Rearrange the code to remove stalls			
c) Perform 2-level un-roll and reschedule the code to remove as many stalls as possible				
Unrolled code	Rescheduled unrolled code			

Question 2 [14]

2. 3.

4.

1. Loop: ld R1, 100(R2)

mul R1, R1, R4

ld R5, 150(R2) div R6, R1, R5