



|   |              |                       |              |           |
|---|--------------|-----------------------|--------------|-----------|
|  | Course Name: | Computer Architecture | Course Code: | EE204     |
|   | Program:     | BS(Computer Science)  | Semester:    | Fall 2019 |
|   | Duration:    | 30 Minutes            | Total Marks: | 20        |
|   | Paper Date:  | 09-10-2019            | Weight       | ~3        |
|   | Exam Type:   | Quiz 2f               | Page(s):     | 2         |

**Student : Name:** \_\_\_\_\_ **Roll No.** \_\_\_\_\_  
**Section:** \_\_\_\_\_

## Question 1 [10]



Suppose we have the following **generic architecture with maximum 5 stages**. We want to customize our architecture **where we may not need all stages or all components**.

Latencies of the major elements used in processor design are as follows:

| Instruct<br>ion<br>Memor<br>y | Adde<br>r | Mux  | ALU  | Register<br>File | Data<br>Memo<br>ry | Sign-<br>Extension<br>unit | Shift-<br>Left<br>Unit |
|-------------------------------|-----------|------|------|------------------|--------------------|----------------------------|------------------------|
| 350ps                         | 40ps      | 20ps | 50ps | 50ps             | 250ps              | 10ps                       | 5ps                    |

1. What is the clock cycle time if the only type of instructions we need to support are ALU instructions in a Single Cycle processor (Un-pipelined)?  
Clock Cycle Time: \_\_\_\_\_
2. What is the clock cycle time if the only type of instructions we need to support are ALU instructions in a Pipelined processor?  
Clock Cycle Time: \_\_\_\_\_
3. What is the total latency of the lw instruction (Load word instruction) in a un-pipelined processor?  
Clock Cycle Time: \_\_\_\_\_

**4. What is the total latency of the lw instruction (Load word instruction) in a pipelined processor?**

**Clock Cycle Time:** \_\_\_\_\_

## **Question 2 [3+3+4]**

Consider three different processors P1, P2, and P3.

P1 has a 2.5 GHz clock rate and a CPI of 1.0.

P2 has a 4.0 GHz clock rate and has a CPI of 2.2.

P3 has a 3 GHz clock rate and a CPI of 1.5.

a. If a program is executed on each one of them, which processor has the highest performance?

**Processor:** \_\_\_\_\_

**Instructions per second:** \_\_\_\_\_

**Calculations:**

b. Now let's suppose the best processor identified in part (a) executes a program in 10 seconds, find the number of cycles and the number of instructions of the program.

**Number of Cycles:** \_\_\_\_\_

**Number of Instructions of the Program:** \_\_\_\_\_

**Calculations:**

c. We want to reduce the execution time of this processor by 30% but this leads to an increase of 20% in the CPI. What clock rate should we have to get this time reduction?

**Clock Rate:** \_\_\_\_\_

**Calculations:**