National University of Computer and Emerging Sciences, Lahore Campus

STATEMENT & FILLINGS OF STATEMENT OF STATEME	Course Name:	Computer Architecture	Course Code:	EE204
	Program:	BS(Computer Science)	Semester:	Fall 2019
	Duration:	30 Minutes	Total Marks:	20
	Paper Date:	28-11-2019	Weight	~3
	Exam Type:	Quiz 4e	Page(s):	2

Student : Section:				
Question 1				
Suppose you l	have 128MB cache wit	h 32 byte line sizes, assum	e a 32-bit address:	
A. How man	ny total bits of storag	ge(tag+data+valid) are r	required for a direct mapped ca	che:
Provide deta	mils:			
B. How man	ny total bits of storag	ge(tag+data +valid) are i	required for a 4-way set associa	te cache:
Provide deta				

 5. sw R6, 0(R3) 6. sub R3, R3, 4 7. bne R3, 0, Loop Consider the following specification for our pipelined processor: Five stages MIPS pipeline where multiplication and division consumes 3 cycles in execution. All other instructions consumes 1 cycle in each stage. Branch calculation is done in decode stage. Full Forwarding has been implemented. 				
a) Add stalls in the above code to avoid data and control hazards	b) Rearrange the code to remove stalls			
c) Perform 2-level un-roll and reschedule the code to remove as many stalls as possible				
Unrolled code	Rescheduled unrolled code			

Question 2 [14]

2. 3.

4.

1. Loop: ld R4, 0(R3)

div R4, R4, R2

ld R5, 100(R3) mul R6, R4, R5