

Department of Computer Science

EE204 – Computer Architecture

Fall 2020

Instructor Name: Dr. Haroon Mahmood

TA Name (section A, B): Tayyaba Sadiq

Email address: haroon.mahmood@nu.edu.pk

Email address: 1164208@lhr.nu.edu.pk

Office Location/Number: Liberty lab

Office Hours: Monday to Thursday 10:00-11:00 AM

Course Information

Program: BS **Credit Hours:** 3 **Type:** Core

Pre-requisites (if any): Digital Logic Design (EE227)

Class Meeting Time: Section A: Tue, Thu 11:00 – 12:30 PM Section B: Tue, Thu 2:00 – 3:30 PM

Class Venue: CS-11

Course Description/Objectives/Goals:

- The main objective of this course is to provide a profound understanding of the architectural design and internal working of a microprocessor which will allow computer science students to appreciate concepts like optimization and hardware level performance issues.
- This course also introduces advanced concepts like pipelining and superscalar architecture and techniques like microprogramming.
- Multi-Core processors and issues related to multicore processors are introduced.

Course Textbook

- 1. M. Morris Mano, Computer System Architecture 3rd Edition, Prentice Hall
- 2. David A. Patterson, John L. Hennessy, *Computer Organization and Design: The hardware/software interface*, 4th Edition

Additional references and books related to the course:

1. Modern Processor Design: Fundamentals of Superscalar Processors by John Paul Shen and Mikko H. Lipasti

Tentative Weekly Schedule

Tentative weekly scriedule					
Lect #	Topics to be covered	Readings	Assignments/		
			Projects?		
1	Introduction to basic hardware	Text1			
	components and devices	Chapter 1			
	a) Digital Logic Design Review	(Excluding 1.4)			
	i) Boolean Algebra				
	ii) Combinational Circuits				
	iii) Sequential Circuits				
2	Frequently used components in	Text1			
_	computers	Chapter 2			
	a) Adders	Chapter 2			
	b) Decoders	Text2			
	c) Multiplexers	Chapter 2			
	d) Registers (Parallel load with	(Section			
	shifts)	2.4)			
	e) Counters	*			
	·	Chapter 3			
	Number Systems and Binary	(Section 3.5)			
	Representations				
	a) Integer Representations				
	b) Floating point representation	m 1			
3	Logic Operations	Text1			
	Shift Operations	Chapter 4			
	Combined Arithmetic, Logic and Shift	(Section $4.5 - 4.7$)			
	Unit.				
4	Additional Arithmetic Operations:	Text2	Assignment 1		
	a) Integer Multiplication, Division	Chapter 3	7.0018		
	b) Floating Point Operations (Addition)	(Section $3.4 - 3.6$)			
5	Complete ALU and FPU design	Text2			
J	Introduction to Machine Language	Chapter 3			
		(Section 3.6)			
	Central processing unit in detail				
	a) General register organization	Text2			
	b) Addressing modes	Chapter 2			
	c) CISC Vs RISC	Chapter 2			
6	Computer Instructions and instruction	Text2			
	codes	Chapter 2			
	Introduction to the MIPS Assembly	(Figure 2.32, 2.38)			
	Language				
	Instruction Types				
	1) Arithmetic Instructions				
	2) Memory Reference				
	3) Branch Instructions				
7	Design of a Single Cycle Machine	Text2	Assignment 2		
•	1) Register File	Chapter 4	Assignment 2		
	2) ALU	(Section 4.1 – 4.4)			
	3) Instruction and Data Memory	(Section 4.1 – 4.4)			
	4) Control Unit				
	, and the second				
	5) Integration of Units	Tout?			
8	Single Cycle Machine Design Continued	Text2			
	Control Unit (As a hardwired	Chapter 4			
	combinational circuit)	(Section $4.1 - 4.4$)			
	Exceptions and Interrupts				
9	Revision for Mid 1				
		T (2			
10	Multi-cycle implementation	Text2			
	Motivation and Hardware Differences	Chapter 4			

		(Section 4.5)	
11	Enhancing Performance with Pipelining a) Introduction to pipelining b) A pipelined data-path c) Pipelined Control d) Shallow and deep pipelining	Text2 Chapter 4 (Section 4.5)	
12	Multi-cycle Continued Control Unit State for each instruction type Pipelined Machine: Hardware and Control Unit	Text2 Chapter 4 (Section 4.6)	Assignment 3
13	Multi-cycle Continued Control Unit State Machine combined Exception Handling in Multi-Cycle machine	Text2 Chapter 4 (4.6, 4.9)	
14	Data Hazards a) RAW (covered in detail) b) WAR c) WAW	Text2 Chapter 4 Section (4.7)	
15	Control Hazards a) Branch Prediction Performance of pipelined systems	Text2 Chapter 4 Section (4.8)	Assignment 4
16	Understanding Performance a) CPU Performance b) Benchmarks c) Evaluating Performance	Text2 Chapter 1 (Section 1.4)	
17	Superscalar Processors. Basic concepts of superscalar processors and instruction independence		
18	Step by step execution of instructions in superscalar processors.		Assignment 5
19	Code Rescheduling Loop Unrolling		
20	Revision for Mid 2		
21	Cache Design: Memory Hierarchy basic concepts Basics and Direct mapped caches	Text 2 Chapter 5 (Section 5.1, 5.2)	
22	Cache Design: Associative Caches and Miss Rates	Text 2 Chapter 5 (Section 5.2)	Assignment 6
23	Cache Design: Processor performance evaluation with cache / Multi-level Caches.	Text 2 Chapter 5 (Section 5.3)	
24	Virtual Memory	Text 2 Chapter 5	

		(0 : 5 4)	1
		(Section 5.4)	
25	TLB caches	Text 2	Assignment 7
		Chapter 5	
		(Section 5.4)	
26	Multicores, Multiprocessors, and	Text 3	
	Clusters	Chapter 7	
	Multi-processor Systems basics.	Text 2	
	Multi-processor system types	Chapter 7	
	Parallel Processing Programs	(Section 7.1 &	
		Section 7.2)	
27	Intro to memory sharing models and	Text 2	
	cache coherence problem	Chapter 7	
	Clusters and Other Message-Passing	(Section 7.3 & 7.4)	
	Multiprocessors		
28	Hardware multithreading	Text 2	Assignment 8
	SISD,MIMD,SIMD,SPMD	Chapter 7	0
		(Section 7.5 & 7.6)	
29	GPUs	Text 2	
		Chapter 7	
		(Section 7.7)	
30	Revision for Final		

(Tentative) Grading Criteria

- 1. 7-8 Assignments (15%)
- 2. 2 Midterm Exams (40%)
- 3. Final Exam (45%)

Course Policies

- 1. **Absolute grading scheme** will be used for Fall-2020 semester.
- 2. No makeup for missed quiz or assignment.
- 3. 80% attendance