## National University of Computer and Emerging Sciences, Lahore Campus

SEMERAL SEMERAL SERVING SAN THURSDAY OF THE SEMERAL SAN THE SAN THURSDAY OF THE SEMERAL SAN THE SAN THE SAN THURSDAY OF THE SEMERAL SAN THE SA	Course Name:	Computer Architecture	Course Code:	EE204
	Program:	BS(Computer Science)	Semester:	Fall 2018
	Duration:	30 Minutes	Total Marks:	20
	Paper Date:	04-12-2018	Weight	~3
	Exam Type:	Quiz 4d	Page(s):	2

Student: Name:	Roll No
Section:	

## **Question 1 [10]**

Suppose we have 8 way set-associative L1 cache that has the following division of 32-bit address:

bits 0 - 3 = offset, bits 4-16 = index, bits 17 - 31 = tag

- a. What is the size of each cache block?
- b. How many sets are present in the cache?
- c. What is the size of the cache (data bits)?
- d. How much space is required to store the tags for the L1 cache (size of tag array)?

e. If cache is direct-mapped then what will be the size of tag array?

## Question 2 [10]

Loop: ld R4, 200 (R1) addi R4, R4, 4 ld R3, 300 (R1) addi R3, R3, 8 Sub R5, R4, R3 st R5, 400 (R1) addi R1, R1, 4 bne R1, R0, Loop

Consider the following specification for our pipelined processor:

Five stages MIPS pipeline where all arithmetic type instructions consume 1-cycle in each stage (5-cycle latency) but Instructions with data memory operation (Load, Store) consumes 2 cycles in the memory stage (6-cycle latency).

Forwarding has been implemented

a) Add stalls in the above code for proper execution

b) Reschedule the code to remove as many stalls as possible