

"Washing machine controller"

Assignment

Presented in Fulfillment of the Requirements for Mixel ASIC summer internship

Presented by:

Name	Abdulrahman NourEldeen		
Email	noureldeenabdulrahman@gmail.com		
Mobile	0115 777 9727		
University	Cairo University		
Graduation Year	2023		

Contents:

Analysis and Explanation:	3
Solution and Design flow:	4
Code explanation:	5
■ Verilog design code:	5
Verilog Testbench code:	9
Testing covered scenarios:	11
 Verifying the time of a single complete washing cycle at the four given frequencies: 	11
 Verifying the time of a double washing cycle at the four given frequencies 	13
■ Testing the effectiveness of the "Timer_pause" input flag on the different states:	14
■ Testing more complex scenarios:	15
Conclusion:	17
Table of figures:	
Figure 1 simple state diagram	3
Figure 2 Mealy FSM general block diagram	
Figure 3 Simple Full design diagram	4
Figure 4 Compiling the design using Quartus prime	17
Figure 5 Gate level netlist of the design	17

• Analysis and Explanation:

- It's required to implement a controller for a washing machine. The machine has 5 states, each takes a specific period. The design will deal with different frequencies so the design should handle them all to achieve the required timing at all the given frequencies. At each frequency, each state of the machine will need specific number of clock cycles to pass before the machine moves to the next state. The following table shows the required number of cycles for each state at each case of different frequencies.

State/freq.	1MHZ	2MHZ	4MHZ	8MHZ
Filling water	120M	240M	480M	960M
Washing	300M	600M	1200M	2400M
Rinsing	120M	240M	480M	960M
Spinning	60M	120M	240M	480M

Table 1: Number of clock cycles for each state @ different freq.

So, A counter is needed to count the clock cycles and raise a flag to tell the machine that the current state is finished.

- From the previous information we can conclude that the design we be implemented as a mealy FSM (finite state machine) with 5 states. The design has "coin_in" input flag which tells the design to start the operation when asserted. Another input flag "double_wash", asserted when the user requires a double wash, and this flag tells the machine to repeat washing and rinsing states then continue the operation. "timer_pause" flag is the last one, used to pause the spinning state till de-assertion and it's required from the design to ignore this input flag if the machine is not in the spinning state. The design output is an active high flag "wash_done" which is asserted when the machine completes the full washing operation, then the machine goes IDLE till the user puts the coins again then the flag is de-asserted, and the machine start to do the job again.
- The following figure shows a simple state diagram representing the idea:




Figure 1 simple state diagram

• Solution and Design flow:

- To represent a mealy FSM, we mainly need three essential logic blocks, next state logic, state transition, and output logic.




Figure 2 Mealy FSM general block diagram

- As mentioned before, a counter is needed to count the clock cycles to tell the FSM when to switch to the next state. Each state wants from the counter to count a certain number of clocks so at each state the FSM will tell the counter to start counting the required number of clocks and when the counter is done counting, a "count done" flag will be asserted to tell the FSM that the time for the current state is passed. The following figure to clarify the idea:




Figure 3 Simple Full design diagram

- To handle the double wash input, there will be a condition in the design to check if the "double_wash" flag is asserted, if so, the design will make the FSM repeat the Wash and Rinse states once again and then continue to the next state.
- There will be also a condition to use the "Timer_pause" flag only if the current state is "Spinning".
- The previous conditions will be explained more in the following section "Code explanation".

- Code explanation:
 - Verilog design code:

```
module controller (
    input wire         clk,
    input wire         [1:0] clk_freq,
    input wire         rst_n,

input wire coin_in,
    input wire double_wash,
    input wire timer_pause,

output reg wash_done

11

12 );
```

- The design inputs and outputs.
- The different four clock frequencies are encoded in 2 bits at the input "clk_freq".

```
15 reg start_count; // Used to tell the counter to start counting.

16 reg [3:0] count_amount; // Used to tell the counter the # of clock cycles to count.

17 reg count_done; // Used to tell the FSM that the count is done.
```

- As mentioned before, these variables are used to tell the counter when to start counting and what value to count, and to tell the FSM when the count is done.

- Local parameters representing the five different states of the machine. I used gray encoding, I found that its better to use in most of the cases.

- This piece of code represents the state transition (registers) block mentioned in the previous diagrams. The current machine state goes IDLE when the system resets else the current state goes to the next state.

```
// This part is used to satisfy the double wash condition.

reg second_wash; // Second_wash is a variable used to satisfy the double wash condition.

reg second_wash_reg;

always @(posedge clk or negedge rst_n) // This register is used to register the second wash signal value to break any comb. loops.

begin

if(!rst_n) | second_wash_reg <= 1'b0;
else | second_wash_reg <= second_wash;
end
```

- The above piece of code is used to achieve the double wash condition, "second_wash_reg" is used to store the value of the variable "second_wash", and if the double wash condition satisfied (second_wash_reg is used in the check condition for double wash) "second_wash" goes low and the condition is satisfied only once. This part will be clarified more in the next piece of code.

```
always @(*)
    second wash = 1'b0:
      case(current state)
        IDLE:
           begin
              if(!coin in)
                 next_state = IDLE;
                next_state = Filling_water;
        Filling water:
              second wash = double wash:
              if(count done)
                     next state = Washing;
                 next state = Filling water;
        Washing:
              second wash = second wash reg;
                    next_state = Rinsing;
                 next state = Washing;
               if(count done)
                     if(second_wash_reg)
                                                          // and lower the second wash signal to prevent stucking in these two states, the
// complete the operation normaly.
                           next state = Washing:
                        next_state = Spinning;
                     next_state = Rinsing;
                     second wash = second wash reg;
```

- The above piece of code represents part of the next state logic of the FSM. "second_wash" is given initial value to avoid comb. loops, the machine stays at IDLE state till the "coin_in" flag is high then it goes to the next state "Filling_water", at this state, the "second_wash" is given the value of "double_wash" input signal so that if double wash flag is high, the value 1 got registered at the register "double_wash_reg". the FSM stays at this state till the counter raise the "count_done" flag then the FSM goes to the "Washing" state, here we want to keep the value of "second_wash" as it is so that no looping occurs (if the FSM is at "Rinsing state" and there is a double wash request, the "double_wash" is set to 0 and since the "Washing" state keeps the value of "double_wash" as it is, when the FSM goes to "Rinsing" again the double wash condition won't be achieved).
- As mentioned, the FSM will wait till the counter raise "count done" and goes to the following state.

	double_wash = 1	double_wash = 0
State	second_wash =	second_wash =
Idle	0	0
Filling water	1	0
Washing	1	0
Rinsing	Condition satisfied and second_wash set to 0	Condition won't be satisfied
Second wash	0	
Second Rinse	0	
Spinning	0	0

- The above table gives more explanation for the idea by tracing "second_wash" value.

- After all the above scenarios, the FSM goes to the "Spinning" state the goes IDLE.

```
// Sach state has 4 possible outputs to tell the counter the # of clocks
// to count accounting to the given (clk_freq), and when the counting is
// does, the FSN gees to the next state till the full operation complete.

// always g(*)

// begin

// count_amount = 1'bg;
// Dont count anything.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing machine is IDLE.

// The washing is done and the washing m
```

- The above piece of code represents a part of the Output logic mentioned in the previous mealy FSM diagram. At IDLE the counter is not counting since the "start_count" signal is low and "wash_done" is high as the machine is idling. At "Filling_water, Washing and Rinsing" states, the logic tells the counter to start counting a given number of clocks, this number is determined according to the operating given frequency.

```
case (clk freg)
      if(timer pause)
         start_count = 1'b0;
         start_count = 1'b1;
     count_amount = 4'b0010;
2'b01:
      if(timer_pause)
   start_count = 1'b0;
        start count = 1'b1;
     wash done = 1'b0;
     start_count = 1'b0;
      if(timer_pause)
     count_amount = 4'b0110;
wash_done = 1'b0;
2'b11:
      if(timer_pause)
         start_count = 1'b0;
         start count = 1'b1;
      count_amount = 4'b0101;
     wash_done = 1'b0;
```

- At "Spinning" state the logic is different since its affected by the "timer_pause" input flag, the "start_count" signal set to low when this input flag is raised so that the counter stops counting till this flag is de-asserted.

- The above piece of code represents first part of the counter used in the design. Normal counter that counts the clocks and raise a flag when done counting. Sequential and combinational logic are separated.

```
always @(*)
      count_done = 1'b0;
      case(count_amount)
        4'b0001: //grey encoded count_done = (count == 32'd120000000-1);
        4'b0011:
           count_done = (count == 32'd300000000-1);
         4'b0010:
           count_done = (count == 32'd60000000-1);
         4'b0110:
            count_done = (count == 32'd240000000-1);
         4'b0100:
           count_done = (count == 32'd6000000000-1);
        4'b0101:
           count_done = (count == 32'd480000000-1);
         4'b1101:
           count_done = (count == 32'd960000000-1);
           count_done = (count == 32'd2400000000-1);
         4'b1110:
           count_done = (count == 32'd1200000000-1);
           count_done = 1'b0;
endmodule
```

- The above piece of code represents the second part of the counter. "count_done" flag is asserted when the counter reaches the required amount of clock encoded in "count_amount". -1 because the counter starts counting from 0.

Verilog Testbench code:

- The above piece of code represents the DUT "design under test" signals and the time scale which is set to one microsecond and the test bench used parameters.

```
//
///
///
/ initial
/ begin
//
forever #(0.5*clk_period) clk_tb = ~clk_tb;
end
```

The above piece of code represents the clock generation logic. Toggle the clk_tb value each half cycle.

DUT instantiation.

- The above piece of code represents some of the used tasks. "Reset" task resets the design, "Initialize" task initializes the test signals with initial values.

- The rest of the tasks, "timer_pause" when used the "timer_pause_tb" signal is asserted if de-asserted and vice versa, "coin_in" used to set the "coin_in_tb" signal high so the design start to do the job.

- The above piece of code is the Initial procedural block, this is just a simple case, more complicated scenarios will be presented in the following section "Testing covered scenarios". "\$dumpfile" and "\$dumpvars" used to save the results of the test. Initialize and reset tasks as mentioned before used to reset and initialize the test signals. More details in the following section.
- Testing covered scenarios:

Note: to speed up the simulations I will make the counter counts for example (120 instead of 120M) to save time, and the time unit of the output will represent the seconds in real time (1 μ sec in simulation == 1 sec in real life).

Verifying the time of a single complete washing cycle at the four given frequencies:

```
///
///
///
///
initial
begin

$dumpfile("controller_tb.vcd");
$dumpvars;

initialize(1'b0,2'b00); // first argument : double wash ? 1 if yes ,, second argument: clock frequency 00,01,10,11
reset();
coin_in();

wait(wash_done_tb);
$display("The washer did the job @time:", $time," seconds");

$finish;
end

Result (@ 1MHZ freq.):

VSIM 1> run -all

# The washer did the job @time:
# ** Note: $finish : ./controller_tb.v(39)

# Time: 601500 ns Iteration: 3 Instance: /controller_tb
```

- The previous figure shows the time of one complete washing operation at frequency 1MHZ. As mentioned, 600 microseconds in the simulation are equivalent to 600 second in real time. There is 1.5 microsecond which is the reference from which the design starts the operation.

The previous figure shows the time reference from which the simulation starts. The operation starts after 1.5 clock cycles (resetting and till the next +ve edge comes). Same for all the following cases.

```
///
///
initial
begin

$dumpfile("controller_tb.vcd");
$dumpvars;
initialize(1'b0,2'b01); // first argument : double wash ? 1 if yes ,, second argument: clock frequency 00,01,10,11
reset();
coin_in();

wait(wash_done_tb);
$display("The washer did the job @time:", $time," seconds");

$finish;
end

Result (@ 2 MHZ freq.):

# The washer did the job @time:
# ** Note: $finish : ./controller_tb.v(39)
# Time: 600750 ns Iteration: 3 Instance: /controller_tb
```

- As explained in the previous case, time of complete operation is 600 seconds in real time. 600.75 = 600 + 1.5 clock cycles (time reference). The clock cycle in this case of 2MHZ freq. is 0.5 microseconds.

```
///
///
///
///
///
///
///
///
///
initial
| begin
| $dumpfile("controller_tb.vcd");
| $dumpvars;
| initialize(1'b0,2'b10); // first argument : double wash ? 1 if yes ,, second argument: clock frequency 00,01,10,11
| reset();
| coin_in();
| wait(wash_done_tb);
| $display("The washer did the job @time:", $time," seconds");
| $finish;
| end

Result (@ 4 MHZ freq.):

# The washer did the job @time:
| # ** Note: $finish : ./controller_tb.v(39)
| # Time: 600375 ns Iteration: 3 Instance: /controller_tb
```

Verifying the time of a double washing cycle at the four given frequencies

```
Result (@ 1 MHZ freq.):
# The washer did the job @time:
                                              1022 seconds
 ** Note: $finish : ./controller tb.v(39)
    Time: 1021500 ns Iteration: 3 Instance: /controller_tb
Result (@ 2 MHZ freq.):
# The washer did the job @time:
                                              1021 seconds
# ** Note: $finish : ./controller_tb.v(39)
    Time: 1020750 ns Iteration: 3 Instance: /controller tb
Result (@ 4 MHZ freq.):
# The washer did the job @time:
                                               1020 seconds
  ** Note: $finish : ./controller_tb.v(39)
    Time: 1020375 ns Iteration: 3 Instance: /controller tb
Result (@ 8 MHZ freq.):
                                              1020 seconds
# The washer did the job @time:
# ** Note: $finish : ./controller_tb.v(39)
     Time: 1020187500 ps Iteration: 3 Instance: /controller_tb
```

- As expected, the time taken for a double wash is 17 mins (1020 seconds) from the reference starting time (1.5 clock periods at each frequency).
- Now its verified that the design is working correctly at the four different frequencies.
- The following part will test the "Timer_pause" input signal to verify that it only affects the "Spinning" state.
- I will use any of the given freq. as they all will give the same results so <u>I will use 8MHZ in all the following test cases.</u>

- Testing the effectiveness of the "Timer_pause" input flag on the different states:
- Working at 8MHZ frequency, single wash and raising the "timer_pause" flag at the "filling_water" state for 60 seconds. If the operation is completed at 600 seconds, then "timer_pause" input signal has no effect on the "filling water" state.

- As expected, the "timer pause" input flag has no effect on the "Filling water" state.

```
///
initial
begin
$dumpfile("controller_tb.vcd");
$dumpvars;
initialize(1'b0,2'b11); // first argument : double wash ? 1 if yes ,, second argument: clock frequency 00,01,10,11
reset();
coin_in();

#(10000*clk_period);
timer_pause(); // the "timer_pause" flag asserted at the "Washing" state for 60 seconds (equivelant in real time)
#(8000*clk_period);
timer_pause();

#(2000*clk_period); // the "timer_pause" flag asserted at the "Rinsing" state for 60 seconds (equivelant in real time)
timer_pause();
#(3000*clk_period);
timer_pause();
#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause();

#(3000*clk_period);
timer_pause()
```

In the previous case, "timer_pause" asserted for 60 seconds in "washing" and "Rinsing" states without any effect.

```
initial
begin
    $dumpfile("controller_tb.vcd");
$dumpvars;

initialize(1'b0,2'b11); // first argument : double wash ? 1 if yes ,, second argument: clock frequency 00,01,10,11
reset();
coin_in();

#(4400*clk_period); // the "timer_pause" flag asserted at the "Spinning" state for 30 seconds (equivelant in real time)
timer_pause();
#(2400*clk_period);
timer_pause();
#(2400*clk_period);
timer_pause();
#(3400*clk_period);
timer_pause();

*** Washer did the job @time: ", $time," seconds");

*** Finish;
end

Result:

# The washer did the job @time:

** ** Note: $finish : ./controller_tb.v(45)
```

The previous case shows the effect of the "timer_pause" input flag on the "Spinning" state. I asserted the flag for 30 equivalent seconds at the "Spinning" state and the machine took 630 seconds to complete the job, which is expected and achieves the design requirements.

Now all the requirements of the design are achieved. The next test cases are more complex to represent more complex scenarios.

Testing more complex scenarios:

- The first user requested a single wash and when the washing is done, another user came after 1 minute and requested a double wash, the expected time for the whole scenario is 10 mins + 1 min + 17 mins = 28 mins (1680 seconds).

- The following scenario is more complex, the first user requested a double wash and after 2 mins another user requested a single wash but pressed the timer pause button for 30sec at "Spinning" cycle and when the second request is done, a third user came after 30 seconds and requested a double wash. The third user pressed the timer pause button at "Filling water" cycle for 1 min. The expected time for the whole scenario is:

First user: 17min Double wash

IDLE: 2 min

Second user: 10min Single wash + 30sec pause

IDLE: 30sec

Third user: 17min Double wash + 1min pause (but ignored as the pause wasn't at the spinning cycle)

Total: 47 min (2820 seconds)

```
$dumpfile("controller_tb.vcd");
         initialize(1'b1,2'b11); // first argument : double wash ? 1 if yes ,, second argument: clock frequency 00,01,10,11
         coin_in();
          wait(wash done tb);
         $display("The first washing request is done @time:", $time," seconds");
         #(960*clk_period);
         coin_in();
         double_wash_tb =1'b0;  // the second user request a single wash
         #(4350*clk_period)
         timer_pause();
         #(240*clk_period)
         timer_pause();
         wait(wash_done_tb);
         $display("The second washing request is done @time:", $time," seconds");
         #(240*clk_period);
         coin in();
         double_wash_tb =1'b1;  // the third user request a double wash
          #(240*clk_period)
         timer_pause();
         #(240*clk period)
         timer_pause();
          wait(wash_done_tb);
          $display("The third washing request is done @time:", $time," seconds");
Result:
# The first washing request is done @time:
                                                                                      1020 seconds
# The second washing request is done @time:
                                                                                        1770 seconds
                                                                                      2820 seconds
# The third washing request is done @time:
```

- The machine completed the job at the expected time.

• Conclusion:

- The design successfully achieved the required specifications and behaves as designed and expected.
- The Verilog design code is synthesizable and free from errors.



Figure 4 Compiling the design using Quartus prime

*All the warnings are not related to the design.




Figure 5 Gate level netlist of the design

- The design could be represented by two separate modules, FSM and counter and connecting them in the top module, but I chose to make them together.

The assignment was very interesting, I hope I did it as expected.