

Fundamentals of Computer Architecture

ARM — Data Processing Instructions, Conditional Execution

Teacher: Lobar Asretdinova



Table 2, General-purpose registers and AAPCS64 usage

Register	Special	Role in the procedure call standard
SP		The Stack Pointer.
r30	LR	The Link Register.
r29	FP	The Frame Pointer
r19r28		Callee-saved registers
r18		The Platform Register, if needed; otherwise a temporary register. See notes.
r17	IP1	The second intra-procedure-call temporary register (can be used by call veneers and PLT code); at other times may be used as a temporary register.
r16	IP0	The first intra-procedure-call scratch register (can be used by call veneers and PLT code); at other times may be used as a temporary register.
r9r15		Temporary registers
r8		Indirect result location register
r0r7		Parameter/result registers

Туре	Mnemonic	Instruction	Туре	Mnemonic	Instruction
Arithmetic Register	ADD	Add		ANDI	Bitwise AND Immediate
	ADDS	Add and set flags	Logical Immediate	ANDIS	Bitwise AND and set flags Immediate
	SUB	Subtract		ORRI	Bitwise inclusive OR Immediate
	SUBS	Subtract and set flags		EORI	Bitwise exclusive OR Immediate
etic	CMP	Compare	_	TSTI	Test bits Immediate
thm	CMN	Compare negative	b	LSL	Logical shift left Immediate
Arit	NEG	Negate	Shift Register Shift Immed	LSR	Logical shift right Immediate
	NEGS	Negate and set flags	보	ASR	Arithmetic shift right Immediate
	ADDI	Add Immediate	뚮	ROR	Rotate right Immediate
ပ စ	ADDIS	Add and set flags Immediate	ster	LSRV	Logical shift right register
neti	SUBI	Subtract Immediate	egi	LSLV	Logical shift left register
Arithmetic Immediate	SUBIS	Subtract and set flags Immediate	# H	ASRV	Arithmetic shift right register
ΑĽ	CMPI	Compare Immediate	Shi	RORV	Rotate right register
	CMNI	Compare negative Immediate	te e	MOVZ	Move wide with zero
	ADD	Add Extended Register	Wic d	MOVK	Move wide with keep
0 70	ADDS	Add and set flags Extended	Move Wide Immed iate	MOVN	Move wide with NOT
neti	SUB	Subtract Extended Register	žΞ	MOV	Move register
Arithmetic Extended	SUBS	Subtract and set flags Extended		BFM	Bitfield move
Α̈́	CMP	Compare Extended Register	#	SBFM	Signed bitfield move
	CMN	Compare negative Extended	trac	UBFM	Unsigned bitfield move (32-bit)
	ADC	Add with carry	۵	BFI	Bitfield insert
Arithmetic with Carry	ADCS	Add with carry and set flags	Field Insert & Extract	BFXIL	Bitfield extract and insert low
₹ ţi	SBC	Subtract with carry	lu Se	SBFIZ	Signed bitfield insert in zero
metic	SBCS	Subtract with carry and set flags	<u>0</u>	SBFX	Signed bitfield extract
rith	NGC	Negate with carry	Bit Fi	UBFIZ	Unsigned bitfield insert in zero
4	NGCS	Negate with carry and set flags	m	UBFX	Unsigned bitfield extract
	AND	Bitwise AND		EXTR	Extract register from pair
	ANDS	Bitwise AND and set flags		SXTB	Sign-extend byte
_	ORR	Bitwise inclusive OR	end	SXTH	Sign-extend halfword
ste	EOR	Bitwise exclusive OR	益	SXTW	Sign-extend word
Logical Register	BIC	Bitwise bit clear	Sign Extend	UXTB	Unsigned extend byte
<u>8</u>	BICS	Bitwise bit clear and set flags	0,	UXTH	Unsigned extend halfword
ogic	ORN	Bitwise inclusive OR NOT		CLS	Count leading sign bits
~	EON	Bitwise exclusive OR NOT	uo	CLZ	Count leading zero bits
	MVN	Bitwise NOT	Bit Operation	RBIT	Reverse bit order
	TST	Test bits	Оре	REV	Reverse bytes in register
			Bit	REV16	Reverse bytes in halfwords
			ш —	ME VIO	norcide bytes in namioras

FIGURE 2.41 The list of assembly language instructions for the integer operations in the full ARMv8 instruction set. Bold means the instruction is also in LEGv8, italic means it is a pseudoinstruction, and bold italic means it is a pseudoinstruction that is also in LEGv8.

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination

```
ADD a, b, c // a gets b + c
```

- All arithmetic operations have this form
- Design Principle 1: Simplicity favours regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost



Arithmetic Example

C code:

```
f = (g + h) - (i + j);
```

Compiled ARMv8 code:

```
ADD t0, g, h // temp t0 = g + h ADD t1, i, j // temp t1 = i + j ADD f, t0, t1 // f = t0 - t1
```



Register Operands

- Arithmetic instructions use register operands
- ARMv8 has a 32 × 64-bit register file
 - Use for frequently accessed data
 - 64-bit data is called a "doubleword"
 - 31 x 64-bit general purpose registers X0 to X30
 - 32-bit data called a "word"
 - 31 x 32-bit general purpose sub-registers W0 to W30
- Design Principle 2: Smaller is faster
 - c.f. main memory: millions of locations



ARMv8 Registers

- X0 X7: procedure arguments/results
- X8: indirect result location register
- X9 X15: temporaries
- X16 X17 (IP0 IP1): may be used by linker as a scratch register, other times as temporary register
- X18: platform register for platform independent code; otherwise a temporary register
- X19 X27: saved
- X28 (SP): stack pointer
- X29 (FP): frame pointer
- X30 (LR): link register (return address)
- XZR (register 31): the constant value 0



Register Operand Example

C code:

$$f = (g + h) - (i + j);$$

• f, ..., j in X19, X20, ..., X23

Compiled ARMv8 code:

```
ADD X9, X20, X21
ADD X10, X22, X23
SUB X19, X9, X10
```



Memory Operands

- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte




Memory Operand Example

C code:

$$A[12] = h + A[8];$$

- h in X21, base address of A in X22
- Compiled ARMv8 code:
 - Index 8 requires offset of 64

ADD
$$X9, X21, X9$$







Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!



Immediate Operands

Constant data specified in an instruction
 ADDI X22, X22, #4

- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction



Unsigned Binary Integers

Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to +2ⁿ 1
- Example
 - 0000 0000 0000 0000 0000 0000 0000 1011₂ = 0 + ... + $1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$ = 0 + ... + 8 + 0 + 2 + 1 = 11_{10}
- Using 32 bits
 - 0 to +4,294,967,295



2s-Complement Signed Integers

Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1}-1$
- Example
- Using 32 bits
 - -2,147,483,648 to +2,147,483,647



2s-Complement Signed Integers

- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- Non-negative numbers have the same unsigned and 2scomplement representation
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - —1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111



Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0, 0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$

 $\overline{x} + 1 = -x$

Example: negate +2

$$- +2 = 0000 \ 0000 \ \dots \ 0010_{two}$$

$$-2 = 1111 \ 1111 \ \dots \ 1101_{two} + 1$$

= 1111 \ 1111 \ \dots \ 1110_{two}



Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - **+2**: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110
- In ARMv8 instruction set
 - LDURSB: sign-extend loaded byte
 - LDURB: zero-extend loaded byte



ARMv8 R-format Instructions



Instruction fields

- opcode: operation code
- Rm: the second regis ter source operand
- shamt: shift amount (00000 for now)
- Rn: the first register source operand
- Rd: the register destination



R-format Example



ADD X9,X20,X21


1112 _{ten}			20_{ten}	9 _{ten}
10001011000 _{two}	10101 _{two}	000000 _{two}	10100 _{two}	01001 _{two}

 $1000\ 1011\ 0001\ 0101\ 0000\ 0010\ 1000\ 1001_{two} =$

8B150289₁₆



ARMv8 D-format Instructions



- Load/store instructions
 - Rn: base register
 - address: constant offset from contents of base register (+/- 32 doublewords)
 - Rt: destination (load) or source (store) register number
- Design Principle 3: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible



ARMv8 I-format Instructions

opcodeimmediateRnRd10 bits12 bits5 bits5 bits


- Immediate instructions
 - Rn: source register
 - Rd: destination register
- Immediate field is zero-extended



Stored Program Computers

The BIG Picture





- Instructions represented in binary, just like data
- Instructions and data stored in memory
- Programs can operate on programs
 - e.g., compilers, linkers, ...
- Binary compatibility allows compiled programs to work on different computers
 - Standardized ISAs



Reading Memory

- Memory read called *load*
- Mnemonic: load register (LDR)
- Format:

```
LDR R0, [R1, #12]
```

Address calculation:

- add base address (R1) to the offset (12)
- address = (R1 + 12)

Result:

R0 holds the data at memory address (R1 + 12)
 Any register may be used as base address

Reading Memory

• Example: Read a word of data at memory address 8 into R3




Reading Memory

- Example: Read a word of data at memory address 8 into R3
 - Address = (X2 + 8) = 8
 - X3 = 0x01EE2842 after load

ARM Assembly Code

MOV X2, #0 LDR X3, [X2, #8]



Writing Memory

- Memory write are called stores
- Mnemonic: store register (STR)

Writing Memory

• Example: Store the value held in R7 into memory word 21.




Writing Memory: For 32 bit register set(ARMv7)

- **Example:** Store the value held in R7 into memory word 21.
- Memory address = $4 \times 21 = 84 = 0 \times 54$

ARM assembly code








Writing Memory: For 32 bit register set(ARMv7)

- Example: Store the value held in R7 into memory word 21.
- Memory address = $4 \times 21 = 84 = 0 \times 54$

ARM assembly code

MOV R5, #0 STR R7, [R5, #0x54]

The offset can be written in decimal or hexadecimal





Recap: Accessing Memory

 Address of a memory word must be multiplied by 4 in ARMv7 by 8 in ARMv8

• Examples:

- Address of memory word $2 = 2 \times 4 = 8$ (ARMv7)
- Address of memory word $10 = 10 \times 4 = 40$ (ARMv7)
- Address of memory word $2 = 2 \times 8 = 16$ (ARMv8)
- Address of memory word $10 = 10 \times 8 = 80$ (ARMv8)

Programming

High-level languages:

- e.g., C, Java, Python
- Written at higher level of abstraction

Programming Building Blocks

- Data-processing Instructions
- Conditional Execution
- Branches
- High-level Constructs:
 - if/else statements
 - for loops
 - while loops
 - arrays
 - function calls

Programming Building Blocks

- Data-processing Instructions
- Conditional Execution
- Branches
- High-level Constructs:
 - if/else statements
 - for loops
 - while loops
 - arrays
 - function calls



Data-processing Instructions

- Logical operations
- Shifts / rotate
- Multiplication



Logical Instructions

- AND
- ORR C
- EOR (XOR) ←
- BIC (Bit Clear)
- MVN (MoVe and NOT)



Logical Instructions: Examples ARMv7

Source registers

R1	0100 0110	1010 0001	1111 0001	1011 0111
R2	1111 1111	1111 1111	0000 0000	0000 0000

Assembly code

Result

AND	R3, R1,	R2 R3	0100 0110	1010 0001	0000 0000	0000 0000
ORR	R4, R1,	R2 R4	1111 1111	1111 1111	1111 0001	1011 0111
EOR	R5, R1,	R2 R5	1011 1001	0101 1110	1111 0001	1011 0111
	•		0000 0000			
MVN	R7, R2	R7	0000 0000	0000 0000	1111 1111	1111 1111

Logical Instructions: Uses

• AND or BIC: useful for masking bits



Logical Instructions: Uses ARMv7

• AND or BIC: useful for masking bits

Example: Masking all but the least significant byte of a value

```
0xF234012F AND 0x000000FF = 0x0000002F
```

0xF234012F BIC 0xFFFFFF00 = 0x0000002F



Logical Instructions: Uses ARMv7

• AND or BIC: useful for masking bits

Example: Masking all but the least significant byte of a value

```
0xF234012F AND 0x000000FF = 0x0000002F 0xF234012F BIC 0xFFFFFF00 = 0x0000002F
```

• ORR: useful for combining bit fields



Logical Instructions: Uses ARMv7

• AND or BIC: useful for masking bits

Example: Masking all but the least significant byte of a value

0xF234012F AND 0x000000FF = 0x0000002F 0xF234012F BIC 0xFFFFFF00 = 0x0000002F

• ORR: useful for combining bit fields

Example: Combine 0xF2340000 with 0x000012BC:

0xF2340000 ORR 0x000012BC = 0xF23412BC

• LSL: logical shift left

• LSR: logical shift right

ASR: arithmetic shift right

ROR: rotate right

- LSL: logical shift left
 - **Example:** LSL R0, R7, #5 ; R0=R7 << 5
- LSR: logical shift right

ASR: arithmetic shift right

ROR: rotate right



- LSL: logical shift left
 Example: LSL R0, R7, #5; R0=R7 << 5
- LSR: logical shift right
 Example: LSR R3, R2, #31; R3=R2 >> 31
- ASR: arithmetic shift right

• ROR: rotate right



- LSL: logical shift left
 Example: LSL R0, R7, #5; R0=R7 << 5
- LSR: logical shift right
 Example: LSR R3, R2, #31; R3=R2 >> 31
- ASR: arithmetic shift right
 Example: ASR R9, R11, R4; R9=R11 >>> R4_{7:0}
- ROR: rotate right



- LSL: logical shift left
 - Example: LSL R0, R7, #5 ; R0=R7 << 5



Example: LSR R3, R2, #31; R3=R2 >> 31



Example: ASR R9, R11, R4; R9=R11 >>> R4_{7:0}

ROR: rotate right

Example: ROR R8, R1, #3 ; R8=R1 ROR 3

Shift Instructions: Example 1 ARMv7

- Immediate shift amount (5-bit immediate)
- Shift amount: 0-31

_	Source register					
R5	1111 11	11 (0001	1100	0001 0000	1110 0111
_	7					

Assembly Code

Result

LSL RO, R5,					
LSR R1, R5,					
ASR R2, R5,					
ROR R3, R5,	#21 R3	1110 0000	1000 0111	0011 1111	1111 1000





Shift Instructions: Example 2 ARMv7

• Register shift amount (uses low 16 bits of register)



Source registers

R8	0000 1000	0001 1100	0001 0110	1110 0111
R6	0000 0000	0000 0000	0000 0000	0001 0100

Assembly code

Result

LSL R4,	R8,	R6	R4	0110 1110	0111 0000	0000 0000	0000 0000
ROR R5,	R8,	R6	R5	1100 0001	0110 1110	0111 0000	1000 0001



Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	ARMv8
Shift left	<<	<<	LSL
Shift right	>>	>>>	LSR
Bit-by-bit AND	&	&	AND, ANDI
Bit-by-bit OR			OR, ORI
Bit-by-bit NOT	~	~	EOR, EORI

 Useful for extracting and inserting groups of bits in a word



Shift Operations



- shamt: how many positions to shift
- Shift left logical
 - Shift left and fill with 0 bits
 - LSL by i bits multiplies by 2i
- Shift right logical
 - Shift right and fill with 0 bits
 - LSR by i bits divides by 2ⁱ (unsigned only)



AND Operations

- Useful to mask bits in a word
 - Select some bits, clear others to 0

AND X9,X10,X11



OR Operations

- Useful to include bits in a word
 - Set some bits to 1, leave others unchanged

OR X9, X10, X11



EOR Operations

- Differencing operation
 - Set some bits to 1, leave others unchanged

```
EOR X9,X10,X12 // NOT operation
```



Programming Building Blocks

- Data-processing Instructions
- Conditional Execution
- Branches
- High-level Constructs:
 - if/else statements
 - for loops
 - while loops
 - arrays
 - function calls



Conditional Execution

Don't always want to execute code sequentially

- For example:
 - if/else statements, while loops, etc.: only want to execute code if a condition is true
 - branching: jump to another portion of code
 if a condition is true

Conditional Execution

Don't always want to execute code sequentially

- For example:
 - if/else statements, while loops, etc.: only want to execute code if a condition is true
 - branching: jump to another portion of code
 if a condition is true
- ARM includes condition flags that can be:
 - set by an instruction
 - used to conditionally execute an instruction

ARM Condition Flags

Flag	Name	Description
N	N egative	Instruction result is negative
Z	Z ero	Instruction results in zero
С	Carry	Instruction causes an unsigned carry out
V	o V erflow	Instruction causes an overflow




ARM Condition Flags

Flag	Name	Description
N	N egative	Instruction result is negative
Z	Z ero	Instruction results in zero
С	Carry	Instruction causes an unsigned carry out
V	o V erflow	Instruction causes an overflow

- Set by ALU
- Held in *Current Program Status Register (CPSR)*

Review: ARM ALU





Method 1: Compare instruction: CMP

Example: CMP X5, X6

- Performs: X5-X6
- Does not save result
- Sets flags



Method 1: Compare instruction: CMP

Example: CMP X5, X6

- Performs: X5-X6
- Does not save result
- Sets flags. If result:
 - Is 0, Z=1
 - Is negative, N=1
 - Causes a carry out, C=1
 - Causes a signed overflow, V=1

Method 1: Compare instruction: CMP

```
Example: CMP X5, X6
```

- Performs: X5-X6
- Sets flags: If result is 0 (Z=1), negative (N=1), etc.
- Does not save result
- Method 2: Append instruction mnemonic with S

Method 1: Compare instruction: CMP

```
Example: CMP X5, X6
```

- Performs: X5-X6
- Sets flags: If result is 0 (Z=1), negative (N=1), etc.
- Does not save result
- Method 2: Append instruction mnemonic with S

```
Example: ADDS X1, X2, X3
```

- Performs: X2 + X3
- Sets flags: If result is 0 (Z=1), negative (N=1), etc.
- Saves result in R1

Condition Mnemonics

- Instruction may be conditionally executed based on the condition flags
- Condition of execution is encoded as a condition mnemonic appended to the instruction mnemonic

```
Example: CMP X1, X2
SUBNE X3, X5, X8
```

- NE: not equal condition mnemonic
- SUB will only execute if X1 ≠ X2 (i.e., Z = 0)



Condition Mnemonics

AL (or none)

1110

	cond	Mnemonic	Name	CondEx
>=	0000	EQ	Equal	Z
	0001	NE	Not equal	Z
$\vec{-}\vec{-}$	0010	CS / HS	Carry set / Unsigned higher or same	С
	0011	CC / LO	Carry clear / Unsigned lower	Ē
くこ	0100	MI	Minus / Negative	N
<u> </u>	0101	PL	Plus / Positive of zero	\overline{N}
	0110	VS	Overflow / Overflow set	V
	0111	VC	No overflow / Overflow clear	\bar{V}
	1000	НІ	Unsigned higher	Ζ̄C
	1001	LS	Unsigned lower or same	$Z OR \bar{C}$
	1010	GE	Signed greater than or equal	$\overline{N \oplus V}$
	1011	LT	Signed less than	$N \oplus V$
	1100	GT	Signed greater than	$\bar{Z}(\overline{N \oplus V})$
	1101	LE	Signed less than or equal	$Z OR (N \oplus V)$

Always / unconditional

ignored

Conditional Execution

Example:

```
CMP X5, X9
                      ; performs X5-X9
                        ; sets condition flags
       SUBEQ X1, X2, X3; executes if X5==X9 (Z=1)
       ORRMI X4, X0, X9; executes if X5-X9 is
                        ; negative (N=1)
4(x5=-XG) (x=X2-X33)
CH (x5<x9) 2 ORR 2
```

Conditional Execution

Example:

```
CMP
                     X5, X9
                                    ; performs X5-X9
                                       ; sets condition flags
                 SUBEQ X1, X2, X3; executes if X5==X9 (Z=1)
                 ORRMI X4, X0, X9; executes if X5-X9 is
                                       ; negative (N=1)
                Suppose X5 = 17, X9 = 23:
                    CMP performs: 17 - 23 = -6 (Sets flags: N=1, Z=0, C=0, V=0)
                 \timesSUBEQ doesn't execute (they aren't equal: Z=0)
(大ちくなり) → ORRMI executes because the result was negative (N=1)
```

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- CBZ register, L1
 - if (register == 0) branch to instruction labeled L1;
- CBNZ register, L1
 - if (register != 0) branch to instruction labeled L1;
- B L1
 - branch unconditionally to instruction labeled L1;



Compiling If Statements

C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, ... in X22, X23, ...
- Compiled ARMv8 code:

```
SUB X9, X22, X23
```

CBNZ X9, Else

ADD X19, X20, X21

B Exit

Else: SUB x9,x22,x23

Exit: ...

Else:

f=g+h

Exit:

i≠j

Assembler calculates addresses