

EECE 238 Exam II

Name:

Solutions

Problem 1 30/30

Problem 2 30/30

Problem 3 15/15

Problem 4 25/25

Total: 100/100

Good Luck!

Problem 1 (30 points total) Sequence Recognizer Design.


Design a digital circuit to recognize the occurrence of the input sequence 1001. The circuit will output a 1 when the previous inputs were 100 and the current input is 1. Note that since the output depends on the input (as well as the current state), you need a *Mealy* solution to this problem.

1 (a) (12 points) Derive the state transition diagram.

1 (b) (10 points) Derive the state table and Flip-Flop inputs for J-K Flip-Flops.

1 (c) (5 points) Use Karnaugh maps to minimize the equations for the Flip-Flop inputs, and the output.

1 (d) (3 points) Draw the final circuit.



A: no 1 is received
 B: ending in 1
 C: ending in 10
 D: ending in 100

1(b)
 current

	Next state		Output		I=0		I=1	
	I=0	I=1	I=0	I=1	J ₁ K ₁	J ₀ K ₀	J ₁ K ₁	J ₀ K ₀
A: 00	A: 00	B: 01	0	0	0x	0x	0x	1x
B: 01	C: 11	B: 01	0	0	1x	x0	0x	x0
C: 11	D: 10	B: 01	0	0	x0	x1	x1	x0
D: 10	A: 00	B: 01	0	1	x1	0x	x1	1x

Q(t)	Q(t+1)	JK
0	0	0x
0	1	1x
1	0	x1
1	1	x0

1(c)

Q ₁ Q ₀	I=0	I=1
00	0	0
01	1	0
11	x	x
10	x	x

$J_1 = I'Q_0$

Q ₁ Q ₀	I=0	I=1
00	x	x
01	x	x
11	0	1
10	1	1

$K_1 = I + Q_0'$

Output = $Q_1Q_0'I$


Q ₁ Q ₀	I=0	I=1
00	0	1
01	x	x
11	x	x
10	0	1

$J_0 = I$

Q ₁ Q ₀	I=0	I=1
00	x	x
01	0	0
11	0	0
10	x	x

$K_0 = I'Q_1$


1(d)



Problem 2 (30 points total) Synchronous Counter Design.

Design a binary counter that counts through the 3-bit binary numbers: 000, 111, 001, 110, 010, 101, and then repeat from 000. For your design, assume that **there** is a reset signal that will force counting to start at 0. Assume that the states codes are assigned unsigned integer representations.

- 2 (a) (10 points) Draw the state transition diagram.
- 2 (b) (10 points) Derive the state table for implementing the counter using J-K Flip-Flops.
- 2 (c) (5 points) Use K-maps to minimize the inputs to the J-K Flip-Flops.
- 2 (d) (5 points) Indicate the final circuit.



$Q_2(t)$	$Q_1(t)$	$Q_0(t)$	J	K
0	0	0	0	X
0	0	1	1	X
0	1	0	X	1
0	1	1	X	0

2(b)

Present state	Next state	$J_2 K_2$	$J_1 K_1$	$J_0 K_0$
000	111	1X	1X	1X
001	110	1X	1X	X1
010	101	1X	X1	1X
011	XXX	XX	XX	XX
100	XXX	XX	XX	XX
101	000	X1	0X	X1
110	010	X1	X0	0X
111	001	X1	X1	X0

K-map for J_2

$Q_1 Q_0$	00	01	11	10
0	X	X	X	X
1	X	X	X	X

$$J_2 = K_2 = 1$$

$$J_1 = Q_2'$$

$$J_0 = Q_2'$$

$$K_1 = Q_2' + Q_0$$

$$K_0 = Q_1'$$

K-map for J_1


$Q_1 Q_0$	00	01	11	10
0	X	X	X	X
1	X	X	X	X


$$J_2 = K_2 = 1$$

$$J_1 = Q_2'$$

$$J_0 = Q_2'$$

$$K_0 = Q_1'$$





..


Problem 4 (25 points total) Modulo-4 Parity Detector

Using T Flip-Flops, design an even parity detector that outputs a 1 after a multiple of 4 1s have been received. Note that since the output does not depend on the current input, you will need a **Moore** solution to this problem. Also, assume that zero is a multiple of 4 ($0=0*4$).

4 (a) (10 points) Derive the state transition diagram.

4 (b) (10 points) Derive the state table and S-R flip-flop inputs.

4 (c) (5 points) Indicate the final Circuit using S-R flip-flops.



4(b) For S-R F.F.:

$Q(t) \rightarrow Q(t+1)$		S R
0	0	0 X
0	1	1 0
1	0	0 1
1	1	X 0

$$\underline{\underline{0 = Q'_1 Q'_0}}$$

$Q_1 Q_0$		Present State		I	Next State	$S_1 R_1$	$S_0 R_0$
A	00	00	00	0	A 00	0 X	0 X
	00			1	B 01	0 X	1 0
B	01	01	01	0	B 01	0 X	X 0
	01			1	C 11	1 0	X 0
C	11	11	11	0	C 11	X 0	X 0
	11			1	D 10	X 0	0 1
D	10	10	10	0	D 10	X 0	0 X
	10			1	A 00	0 1	0 X

$I \backslash Q_1 Q_0$

	00	01	11	10
0	0	0	X	X
1	0	1	X	0

$S_1 = I Q_0$

$I \backslash Q_1 Q_0$

	00	01	11	10
0	X	X	0	0
1	X	0	0	1

$R_1 = I Q_0'$

$I \backslash Q_1 Q_0$


	00	01	11	10
0	0	X	X	0
1	1	X	0	0

$S_0 = I Q_1'$

$I \backslash Q_1 Q_0$

	00	01	11	10
0	X	0	0	X
1	0	0	1	X

$R_0 = I Q_1$



EECE 238 Exam II Regular

Name:

Problem 1 /25

Problem 2 /25

Problem 3 /30

Problem 4 /20

Total: /100

Good Luck!

Problem 1 (25 points total) Counter with Parallel Load


The digital logic circuit below represents a 4-Bit Binary Counter with Parallel Load. Assume that originally, all the D Flip-Flops store 0: $D_3D_2D_1D_0 = 0000$.

1(a) (5 points) Indicate how to make the counter count. How should you connect the inputs?

The following steps are used to make the counter count from 2 to 5. *For full-credit in parts 1(b) and 1(c), you must show the clock input, all the affected inputs (possible inputs are: D_0, D_1, D_2, D_3 , Load, and Count), and all the outputs: Q_0, Q_1, Q_2, Q_3 .*

1(b) (5 points) Indicate how to load 2 into the counter.

1(c) (15 points) Show how to make the counter count to 5, and then stop.



Problem 2 (25 points total) *Synchronous Counter Design.*

Design a binary counter that counts through the 3-bit binary numbers: 000, 001, 010, 100, and then repeat from 000. For your design, assume that **there is** a reset signal that will force counting to start at 000. Assume that the states codes are assigned unsigned integer representations.

- 2 (a) (5 points)** Draw the state transition diagram.
- 2 (b) (10 points)** Derive the state table for implementing the counter using S-R Flip-Flops.
- 2 (c) (5 points)** Use K-maps to minimize the inputs to the S-R Flip-Flops.
- 2 (d) (5 points)** Indicate the final circuit.

Problem 3 (30 points total) Sequential Circuit Design

Design a digital circuit to recognize the occurrence of the input sequence 0110 . The circuit will output a 1 when the previous inputs were 011 and the current input is 0 . Note that since the output depends on the input (as well as the current state), you need a *Mealy* solution to this problem.

- 3 (a) (10 points)** Derive the state transition diagram.
- 3 (b) (10 points)** Derive the state table and Flip-Flop inputs for J-K Flip-Flops.
- 3 (c) (5 points)** Use Karnaugh maps to minimize the equations for the Flip-Flop inputs, and the output.
- 3 (d) (5 point)** Draw the final circuit.

Problem 4 (20 points total) *Sequential Circuit Analysis*

Consider the sequential circuit given below. We would like to analyze the circuit and understand what it does.

- 4 (a) (5 points) Derive the T flip-flop input equations.
- 4 (b) (5 points) Derive the next-state table based on (a).
- 4 (c) (5 points) Derive the state-diagram based on the next-state table.
- 4 (d) (5 points) What does this circuit do?

