EECE 238 Exam II

Name: Solutions

Problem 2 30/30

Problem 3 15 /15

Problem 4 <u>25 /25</u>


Total: 100 /100


Good Luck!

Problem 1 (30 points total) Sequence Recognizer Design.

Design a digital circuit to recognize the occurrence of the input sequence 1001. The circuit will output a 1 when the previous inputs were 100 and the current input is 1. Note that since the output depends on the input (as well as the current state), you need a *Mealy* solution to this problem.

- 1 (a) (12 points) Derive the state transition diagram.
- 1 (b) (10 points) Derive the state table and Flip-Flop inputs for J-K Flip-Flops.
- 1 (c) (5 points) Use Karnaugh maps to minimize the equations for the Flip-Flop inputs, and the output.
- 1 (d) (3 points) Draw the final circuit.







Problem 2 (30 points total) Synchronous Counter Design.

Design a binary counter that counts through the 3-bit binary numbers: 000, 111, 001, 110, 010, 101, and then repeat from 000. For your design, assume that **there is** a reset signal that will force counting to start at 0. Assume that the states codes are assigned unsigned integer representations.

- 2 (a) (10 points) Draw the state transition diagram.
- 2 (b) (10 points) Derive the state table for implementing the counter using J-K Flip-Flops.
- 2 (c) (5 points) Use K-maps to minimize the inputs to the J-K Flip-Flops.
- 2 (d) (5 points) Indicate the final circuit.







Problem 3 (15 points total) Sequential Circuit Analysis I

Consider the sequential circuit given below. We would like to analyze the circuit and understand what it does.

- 3 (a) (5 points) Derive the J-K flip-flop input equations.
- 3 (b) (7 points) Derive the next-state table based on 3(a).
- 3 (c) (3 points) Derive the state-diagram based on the next-state table.






Problem 4 (25 points total) Modulo-4 Parity Detector

Using T Flip-Flops, design an even parity detector that outputs a 1 after a multiple of 4 1s have been received. Note that since the output does not depend on the current input, you will need a *Moore* solution to this problem. Also, assume that zero is a multiple of 4 (0=0*4).


- 4 (a) (10 points) Derive the state transition diagram.
- 4 (b) (10 points) Derive the state table and S-R flip-flop inputs.
- 4 (c) (5 points) Indicate the final Circuit using S-R flip-flops.



 $\frac{A(b)}{Q(t)} \xrightarrow{S-R} F.F.$ $\frac{Q(t)}{O} \xrightarrow{O} \frac{O \times O}{O \times O}$ $\frac{O}{O} \xrightarrow{O} \frac{O \times O}{O \times O}$ $\frac{O}{O} \xrightarrow{O} \frac{O \times O}{O \times O}$

 $O = Q_1 Q_0$

G	2,00				
Pro	esent	I	Next State	SIR,	Soko
vocate de la constante de la c	State		THE RESERVE THE PERSON NAMED IN COLUMN TWO IS NOT THE PERSON NAMED IN COLUMN TWO IS NAMED IN COLUMN TWO I	OX	OX
A	00	0	A 00		10
	90		B01	O X	gravitati di 1907 - Ne com estadorio processo de estado estado estado estado estado estado estado estado estad
		era estat mana		OX	×O
\mathcal{B}	01	0	1301	10	XO_
	0/		[C]]		×O
	The control of the second seco	10	10 11	XO	444
	11	1	1010	X O	01
		+	10 10	XO	OX
D	10	10	<i>)</i> 12		\circ
-	10		1/400	01	



ξ.

EECE 238 Exam II Regular

Name:

Problem 1 <u>/25</u>

Problem 2 /25

Problem 3 /30

Problem 4 /20

Total: /100

Good Luck!


Problem 1 (25 points total) Counter with Parallel Load

The digital logic circuit below represents a 4-Bit Binary Counter with Parallel Load. Assume that originally, all the D Flip-Flops store 0: $D_3D_2D_1D_0 = 0000$.

1(a) (5 points) Indicate how to make the counter count. How should you connect the inputs?

The following steps are used to make the counter count from 2 to 5. For full-credit in parts 1(b) and 1(c),, you must show the clock input, all the affected inputs (possible inputs are: D_0, D_1, D_2, D_3 , Load, and Count), and all the outputs: Q_0, Q_1, Q_2, Q_3 . 1(b) (5 points) Indicate how to load 2 into the counter.

1(c) (15 points) Show how to make the counter count to 5, and then stop.



Problem 2 (25 points total) Synchronous Counter Design.

Design a binary counter that counts through the 3-bit binary numbers: 000, 001, 010, 100, and then repeat from 000. For your design, assume that **there is** a reset signal that will force counting to start at 000. Assume that the states codes are assigned unsigned integer representations.

- 2 (a) (5 points) Draw the state transition diagram.
- 2 (b) (10 points) Derive the state table for implementing the counter using S-R Flip-Flops.
- 2 (c) (5 points) Use K-maps to minimize the inputs to the S-R Flip-Flops.
- 2 (d) (5 points) Indicate the final circuit.

Problem 3 (30 points total) Sequential Circuit Design

Design a digital circuit to recognize the occurrence of the input sequence 0110. The circuit will output a 1 when the previous inputs were 011 and the current input is 0. Note that since the output depends on the input (as well as the current state), you need a *Mealy* solution to this problem.

- 3 (a) (10 points) Derive the state transition diagram.
- 3 (b) (10 points) Derive the state table and Flip-Flop inputs for J-K Flip-Flops.
- 3 (c) (5 points) Use Karnaugh maps to minimize the equations for the Flip-Flop inputs, and the output.
- 3 (d) (5 point) Draw the final circuit.

Problem 4 (20 points total) Sequential Circuit Analysis

Consider the sequential circuit given below. We would like to analyze the circuit and understand what it does.

- 4 (a) (5 points) Derive the T flip-flop input equations.
- 4 (b) (5 points) Derive the next-state table based on (a).
- 4 (c) (5 points) Derive the state-diagram based on the next-state table.
- 4 (d) (5 points) What does this circuit do?

