EECE 238 Exam II

Name: Solutions

Problem 1 30 /30

Problem 2 20 /20

Problem 3 10 /10

Problem 4 15 /15

Problem 5 <u>25 /25</u>

Total: 100/100


Good Luck!


Problem 1 (30 points total) Sequence Recognizer Design.

Design a digital circuit to recognize the occurrence of the input sequence 1011. The circuit will output a 1 when the previous inputs were 101 and the current input is 1. Note that since the output depends on the input (as well as the current state), you need a Mealy solution to this problem.


- 1 (a) (12 points) Derive the state transition diagram.
- 1 (b) (10 points) Derive the state table and Flip-Flop inputs for J-K Flip-Flops.
- 1 (c) (5 points) Use Karnaugh maps to minimize the equations for the Flip-Flop inputs, and the output.


| 1 (d) (3 point | s) Draw the final c | ircuit. | | | · some |
|----------------|---------------------|---------|----------|------------|---------------------------------------|
| 1(a) A: No 1 | received | yet. | | | |
| B: I ha | s been ro | eceived | . , | | |
| (. 10 | has been | receiv | red. | | |
| 1.101 | has bee | n recei | ved 1/0 | | |
| 9 | 1/0 | A. | | | |
| 010 | B | (¢ | | | |
| 010 | · AT | 10 / | 010 | , | |
| ^ | | ° | 06 / 1 | 1 | |
| 4 | T | | | 1=0 | <u>I = 1</u> |
| 1(9) | Next 5 | state 1 | | J, K, J. K | o , J. K. Joko |
| Carrent State | <u></u> | I=1 | I=0 I=1 | ! | 1 |
| | A=00 | B=01 | 0 0 | ox ox | OX JX |
| V=00 | | | | | · · · · · · · · · · · · · · · · · · · |
| B=01 2=11 - | , C=11 _ | B=01 | ے ہے۔ | [1X -X9 | - 1-0x xo- |
| | A = 00 | 0=10 | 0 0 | XI XI | 1 XO XI |
| D=10 - | c=11 | B=01 | ^ | 1 ×0 1 × | XI IX |
| | | 0 | 9 - 1- | -xo -7x | (|
| | 1.15 | u table | | : / / | 7 |
| | excitatio | 300 | | /\ | e Yt. |
| | T) B(1+1) | | <u>×</u> | apply h | . |
| , c | | | Ŷ. | | |






| Present Sta | ate I o II | |
|-------------|------------|------|
| 0,00 | 00 X X | |
| | 11 00 | |
| | 10/014 | +IQ, |
| | K,= I Q. | +140 |









-

Problem 2 (20 points total) Synchronous Counter Design.

Design a binary counter that counts through the prime numbers less than 10. This means that your counter is to count: 1, 2, 3, 5, 7 and then go back to 1. For your design, assume that there is no reset signal and you are thus forced to send any of the states 0, 4, 6 back to 1.

- 2 (a) (3 points) Draw the state transition diagram.
- 2 (b) (7 points) Derive the state table for implementing the counter using D Flip-Flops.
- 2 (c) (7 points) Use K-maps to minimize the inputs to the D Flip-Flops.
- 2 (d) (3 points) Indicate the final circuit.





Problem 3 (10 points total) Ripple Counting

Consider the 4-bit Ripple Counter shown below. Assume that: $Q_0=1, Q_1=0, Q_2=1, Q_3=0$.

Clearly indicate how the states of Q_0, Q_1, Q_2, Q_3 change after 4 clock periods. 1st period, 2nd period 3rd periol 4th period Clock pulses clock O° ۵ 0 0 0 0 Logie 1 Notes: O changes occur only with falling edges. 2) All Qs oscillate:...o→1→0→1→0... (3) (a) Qo changes with the block, Pripple

(b) Qo changes with to counting

(c) Qo changes with to Qo

(d) Qo changes with the block. Pripple

(e) Qo changes with to Qo

(f) Qo changes with the place of the place of

Problem 4 (15 points total) Even Parity Detector

Using T Flip-Flops, design an even parity detector that outputs a 1 after an even number of 1s have been received. Note that since the output does not depend on the current input, you will need a Moore solution to this problem.

4-(a) (3 points) Derive the state transition diagram.

4 (b) (3 points) Derive the state table and T Flip-Flop input(s).

4 (c) (3 points) Indicate the final Circuit.

4 (d) (3 points) Re-implement the Circuit using D Flip-Flop(s).


4 (e) (3 points) Re-implement the Circuit using JK Flip-Flop(s).

a) The hint given during the exam is that zero is is considered to be an even number 4(a) of 1s.

Let the states be:

A: No or even is received

B: odd Is received.




4 (b)

1:03 state assignment. Initially, apply B:13 Flip-flop reset to start in A.


| Present State | Vext 0=I | State I=1 | T- FF =0 | Luput L=1 | Output |
|---------------|-------------|----------------|-------------|---------------|--------|
| A: 0 | A:0 | B: 1 | 10) | 71 | 1 |
| B: 1 | 8:1 | 4 : 0 | 10 | \cup | 0 |
| | 0s for s | no state ge | is Cho | for imping | |


stater

4(0)




4(1) Copy Next-State part of table into a k-map:





4(e) Recall that J-K FF implements a T-FF using J=K=T. From 4(c):



Problem 5 (25 points total) Serial Addition

Consider the Serial-Adder Circuit indicated below.


We want to use the adder to compute 1+2-4.

Note that the following parts are independent (except for the last part). Hence, if you do not know how to do a particular part, simply move to the next part.

For full credit, you must clearly indicate:

- (i) the values for all the inputs, and
- (ii) how the relevant registers A, B and the Carry are affected with respect to the clock. If the state of the registers or the Carry cannot be determined, simply mark them by X.
- 5(a) (3 points) Initially, we do not know what value is stored in register A. Indicate how to initialize register A to zero.
- **5(b)** (7 points) Indicate how to (i) compute A = 0 + 1, assuming that A = 0, while at the same time, leave register B with the value: B = 2. How many clock cycles did it take to perform the addition?
- F(c) (6 points) Indicate how to compute (i) A = 1 + 2, while at the same time, leave register B with B = -4. Assume that register B contains B = 2 and register A contains A = 1. How many clock cycles did it take to perform the addition?
- 5 (d) (3 points) Indicate how to use the circuit to finish the computation and store the final result of 1+2-4 in A.
- $\P(e)$ (3 points) In general, suppose that we want to add N four-bit numbers (assuming that all the results will actually fit in our 4-bit register A without causing overflows). How many clock cycles would we need?
- 5(f) (3 points) Suppose that only unsigned numbers are to be added. Can you think of a simple way to detect overflows?

Hint: what happens to the Carry bit?



- Scal To make sure that Register A is set to 0, and stays that way:
 - 1. Apply Shift = 0 to avoid accumulating a sum in register A.
 - 2. Apply Pogic O to Reset of register A.
- 1. Apply shift=0 to avoid shifts, additions 5(b) into register A.
 - 2. Apply Reset = 0 for register B.
 - 3. Apply Reset = 0 for carry Flip-Flop.
 - 4. Apply shift=1 and apply (before rising edge of the clock), the 4 bits in 12: 1,0,0,0 to SI.
 - 5. Apply shift=1 and apply 0,1,0,0 (2 in reverse) to SI.
 - Apply shift = 0 to stop the process.

| | tuanaat: |
|------------------------------|---|
| - shift | SI B A Carry |
| initially: 1 | 17 0000 0000 0 |
| After 4 l | 0 1 1000 0000 0 |
| After 4 1 | 0 0100 0000 0 |
| After 4 L | 0) 0010 0000 0 |
| After 4 L | 0) 0001 0000 0 |
| After \$ 1 | 1 /2 0000 1000 0 |
| , thic. | 0 1000 0100 0 |
| Whee. | 0 0100 0010 0 |
| AFFE | |
| Alter & D | 1× 200 000 |
| / | .] ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' |
| / | B=2 $A=1+0=1$ |
| Zero in . | inout |
| stops | 1 5166 |
| shift stops everything | Total = 8 clock cycles. |
| 0 | I wecessary here, it is |
| 5(c) Event | ough it is no clear the carry before |
| always a | good idea to corry FF. |
| any new | ough it is not necessary here, it is good idea to clear the carry before addition: Reset = 0 to carry FF. |
| ~ U | |

For -4, recall that the Full Adder will work with 2's compliment:

All we have to do is shift-in -d:

| , |
|-----|
| - |
| |
| |
| |
| |
| |
| |
| . 7 |
| 2 : |
| |
| |
| |
| |
| |
| |

- | Shift Values change after 1

5(d) To finish the computation, shift four times - (after resetting the carry):

| | shift 1 | SI | B |) A | Carry |
|---------------------------|------------|----|--------|--------|--------------|
| Initially | 1 1 | 0 | 1100 | 0011 | 0 |
| |) 1 1 | 0 | 0110 | 1001 | ٥ |
| 171 | 1 4 | 0 | 0011 | 1100 | 0 |
| After | 1 4 | 0 | 0001 | 1110 | 0 |
| After After | \wedge O | 0 | 0000 | 1111 | 0 |
| - HALVE | 10 | | T | | t=-1 |
| | | | I left | 7 | , ' |
| | -_ | _ | B=0 | - 1 | |
| After holding (not read) | | | | | |
| shift = 1 for 4 1s, stop. | | | | | |
| | | | | | |
| | | 8 | cycles | for ad | ding setting |

5(e) It takes: 8 cycles for adding setting

A to the initial, first number.

After that, a new number gets added

every 4 cycles => (N+1)4 for N numbers

5(f) In unsigned arithmetic, carry=1 at the

end of an addition signifies an overflow.