

Name: ANTHONY MANCUSO

Problem	Possible	Score
1	15	12
2	15	12
3	20	13
4	15	15
5	20	18
6	15	10
Total	100	80

General information that may be useful sometime during test:

Table of Powers of Two

N	2^N	N	2^N	N	2^N	N	2^N
0	1	8	256	16	65,536	24	16,777,216
1	2	9	512	17	131,072	25	33,554,432
2	4	10	1,024	18	262,144	26	67,108,864
3	8	11	2,048	19	524,288	27	134,217,728
4	16	12	4,096	20	1,048,576	28	268,435,456
5	32	13	8,192	21	2,097,152	29	536,870,912
6	64	14	16,384	22	4,194,304	30	1,073,741,824
7	128	15	32,768	23	8,388,608	31	2,147,483,648

1. General information question:

a) What is the basic tenet of all stored program computers?

Fetch Decode Execute

b) Identify the four different types of instructions and give an example of each.

Work
(Add)Movement
(lwz)Program
control
(b1)System
Control
(writei)

c) When a non-critical interrupt occurs, where is the current value of the machine state register stored?

M.SR

2

DU H

d) True or false: 0x01234000 is a valid content for the EVPR.

(multiple of 64k)

e) When the record bit (Rc) is set in a work instruction (such as add.) where can you find an indication that the result is equal to zero?

Condition register bit 2

appropriate
lsb of instruction

f) Assume that register 27 contains 0x00021080. What address is accessed by the instruction 'lhz r26, r27(0x0022)'?

0x0002102

DU H

10A2
not

1102

DU H

2. Subroutine question: A programmer wrote a small subroutine to wait for the RxFIFOValidData flag of the Uartlite system to be set; then to clear the bit and return. This subroutine was used in a system that needed a UART, but without using the interrupt system. The programmer called this routine from a larger system handling routine. This code fragment is as follows:

```

Addr  Bits          Instr
4400 60000000      nop
4404 4800003D      bl getc
4408 60000000      nop

4440 3D008400 getc:  lis r8,0x8400      # UART at addr 0x84000000    r8 = 0x84000000
4444 81280008 again: lwz r9,0x8(r8)    # Stat reg offset of 8 bytes  r9 = 0x00000001
4448 712A0001      andi. r10,r9,0x0001    r10 = 0x00000001
444c 4182FFF8      bt 2,again
4450 81680000      lwz r11,0(r8)      # Receive FIFO offset of 0 bytes  r11 = 0x11
4454 2C8B0033      cmpwi 1,r11,0x0033    # 0x33 is ascii '3'  check GT
4458 4086FFEC      bf 6,again
445c 4E800020      blr

```

This question deals with the registers used in the routine. Below is a before and after representation for 16 of the registers. The before values are given (values of registers before executing the instruction at 0x4404); fill in the after values (values of registers after returning from the subroutine, what system is like when PC points to 4408). The UART system is enabled and configured to the right baud rate, etc, but to cause no interrupts. *Only mark in the After area those registers that have been changed by the above code fragment, and in those boxes place the correct value for the register.*

Before		After	
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 =
r4 = 0x44444444	r5 = 0x55555555	r4 =	r5 =
r6 = 0x66666666	r7 = 0x77777777	r6 =	r7 =
r8 = 0x88888888	r9 = 0x99999999	r8 = 0x84000000 ✓	r9 = 0x00000001 ✓
r10 = 0xAAAAAAAA	r11 = 0xBBBBBBBB	r10 = 0x00000001 ✓	r11 = > 0x11 0x33 ✓
r12 = 0xCCCCCCCC	r13 = 0xDDDDDDDD	r12 =	r13 = 2 ✓
r14 = 0xEEEEEEEE	r15 = 0xFFFFFFFF	r14 =	r15 =
CR = 0x00000000	LR = 0x00000000	CR 0x40000000 ✓	LR 0x4408 ✓

42 - 1

3. Data movement question: In the first laboratory you explored moving information to and from memory with various load and store instructions. Below is a small code fragment, followed by another memory and register contents description. The code fragment is set up to be somewhat tricky, and not particularly straightforward, but implement the work of each instruction and you should be okay. Identify the locations in memory and the registers that are changed by the code fragment, and give the updated values.

Addr	Bits	Instruction
10280	38603000	strt: li r3,0x3000
10284	39C00004	li r14,4
10288	7C647030	slw r4,r3,r14 # shift left word; num bits in r14
1028c	7C841A14	add r4,r4,r3
10290	38840040	addi r4,r4,0x40
10294	80C40014	lwz r6,24(r4)
10298	A0E40012	lhz r7,18(r4)
1029c	89040007	lbz r8,7(r4)
102a0	99240029	stb r9,0x29(r4)
102a4	B1440032	sth r10,0x32(r4)
102a8	9164003C	stw r11,0x3C(r4)

$r_3 = 0x3000$
 $r_{14} = 0x4$
 $r_4 = 0x30000000$
 $r_4 = 0x30003000$
 $r_4 = 0x30003040$
 $r_6 = 0x00000000$
 $r_7 = 0x00001213$
 $r_8 = 0x000000EF$

Before		After	
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 = 0x00003000
r4 = 0x44444444	r5 = 0x55555555	r4 = 0x30003040	r5 =
r6 = 0x66666666	r7 = 0x77777777	r6 = 0x00000000	r7 = 0x00001213
r8 = 0x88888888	r9 = 0x99999999	r8 = 0x000000EF	r9 =
r10 = 0xAAAAAAAA	r11 = 0xBBBBBBBB	r10 =	r11 =
r12 = 0xCCCCCCCC	r13 = 0xDDDDDDDD	r12 =	r13 =
r14 = 0xEEEEEEEE	r15 = 0xFFFFFFF	r14 = 4	r15 =

Address	01	23	45	56	89	AB	CD	EF	00	11	22	33	44	55	66	77
00033040	01	23	45	56	89	AB	CD	EF	00	11	22	33	44	55	66	77
00033050	88	99	AA	BB	CC	DD	EE	FF	12	13	14	15	16	17	18	19
00033060																
00033070			AA	AA										BB	BBB	BB

Connections

$r_3: 0x00003000$

$r_4: 0x30003040$

$r_6: 12131415$

$r_7: A2BB$

$r_8: EF$

17

4. Coding question: In the space provided below, write a code fragment that will create a loop (use the counter register to implement the loop) that will start at address 0x00030400 and fill each word location with its addresses. Do this for 10000 locations.

```
.set DATA 0x00030400 ✓
.org 0x3000 ✓
lis r1, Data@h
ori r1, r1, Data@l
li r2, 10000
mtctr r2
loop: stw r1, 0(r1)
      addi r1, r1, 4
      bdnz loop
      b .
✓
```

5. Interrupt question: This question has two parts. The first is setup/initialization, the second is steady state. In the space provided below, give instructions that will set up the interrupt system to allow the Programmable Interval Timer system to cause an interrupt every 5 microseconds. (Internal system clock is 200 MHz.) In the initialization code set up the required registers appropriately; the interrupt table should be set up at its lowest legal value. After providing initialization code, provide also the Interrupt Service Routine needed for continued operation. Work of the Interrupt Service Routine is to put a non-zero value in the mailbox at 0x7000.

```

• set COUNT 1000 ✓
• set TCR 060001
• set IER 0x1C
• set IER 0x00
• set MBOX 0x7000

```

$$\frac{5 \mu s}{5 \times 10^{-6}} = 1000 \text{ cycles}$$

$$\begin{array}{r} \text{PIE} \\ 000.1000 \\ 1000/0000 \end{array}$$

```

• org 0x1000 ✓
  b Pitcode
  b .

```

```

• org 0x3000 ✓

```

```

li r1 COUNT ✓
li r30 MBOX ✓
li r2 060001
li r3 0600010
mtcsr r3
mttcr r2
mtpit r1
ratevr 0
wrtteei 1

```

try diff pattern

Pitcode:

```

mtcsr r3
li r5, 0x0B
stw r5, 0(r30)
rfi

```

6. Instruction coding question:

a) What is the instruction that is represented by the bit pattern 0x7C044000.

01111111 00000010 00100010 00000000
 31 0 0 4 8

cmp 0 r4, r8 ✓

b) Give the coding for the instruction 'add r9, r10, r11'.

01111111 01001010 10101010 01000101
 add r9 r11 r10 OE 138 RC

7 D 2 A 5 5 1 5
 - - - - -
 - 2

c) Assume that a branch-conditional instruction (bc) is located at 0x13238. What is the highest address that can be the target of that branch?

add 0x7FFFC
 0x13238

too many F's

3

0001001100101000
 011111111111100
 100100110010100

9 3 2

00010011001000111000
 0000011111111111100
 1101001000110100
 1 B 2 3 4 ✓

6

01111101001

13238

7FFC

Table B-1 lists the PPC405 instruction set in alphabetical order by mnemonic.

Table B-1: Instructions Sorted by Mnemonic


	0	6	9	11	12	14	16	17	20	21	22	26	30	31
add	31	rD		rA		rB			OE			266	Re	
addc	31	rD		rA		rB			OE			10	Rc	
adde	31	rD		rA		rB			OE			138	Rc	
addi	14	rD		rA								SIMM		
addic	12	rD		rA								SIMM		
addic.	13	rD		rA								SIMM		
addis	15	rD		rA								SIMM		
addme	31	rD		rA		00000			OE			234	Rc	
addze	31	rD		rA		00000			OE			202	Rc	
and	31	rS		rA		rB						28	Rc	
andc	31	rS		rA		rB						60	Rc	
andi.	28	rS		rA								UIMM		
andis.	29	rS		rA								UIMM		
b	18											LI	AA	LK
bc	16	BO		BI								BD	AA	LK
bcctr	19	BO		BI		00000						528	LK	
bcbr	19	BO		BI		00000						16	LK	
cmp	31	crD	00	rA		rB						0	0	
cmpi	11	crD	00	rA								SIMM		
cmpl	31	crD	00	rA		rB						32	0	

Noncritical Exceptions

0x0400	Instruction Storage
0x0700	Program
0x0300	Data Storage
0x1100	Data TLB Miss
0x0600	Alignment
0x0500	External
0x0C00	System Call
0x1000	Programmable-Interval Timer
0x1010	Fixed-Interval Timer
0x1200	Instruction TLB Miss

Critical Exceptions

0x0100	Critical Input
0x1020	Watchdog Timer
0x2000	Debug
0x0200	Machine Check



Timer-Control Register

The timer-control register (TCR) is a 32-bit register used to control the PPC405 timer events. Figure 8-4 shows the format of the TCR. The fields in TCR are defined as shown in Table 8-3.



Figure 8-4: Timer-Control Register (TCR)

Timer-Status Register

The timer-status register (TSR) is a 32-bit register used to report status for the PPC405 timer events. Figure 8-5 shows the format of the TSR. The fields in TSR are defined as shown in Table 8-4.



Figure 8-5: Timer-Status Register (TSR)

Table 4: XPS INTC Registers and Base Address Offsets

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR	All Zeros
Interrupt Pending Register	C_BASEADDR + 0x4	Read only	IPR	All Zeros
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write only	IAR	All Zeros
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write only	SIE	All Zeros
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write only	CIE	All Zeros
Interrupt Vector Register	C_BASEADDR + 0x18	Read only	IVR	All Ones
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros