Name: ANTHONY MANCUSO

Problem	Possible	Score
1	15	15
2	15	9
3	25	25
4	20	15
5	. 20	15
6	15	9
	: :	
Total	110	R

General information that may be useful sometime during test:

Table of Powers of Two

			Table	OILOW	CIS OI I WO		
N	2 ^N	N	2 ^N	N	2 ^N	N	2 ^N
0	1	8	256	16	65,536	24	16,777,216
1	2	9	512	17	131,072	25	33,554,432
2	4	10	1,024	18	262,144	26	67,108,864
3	8	11	2,048	19	524,288	27	134,217,728
4	16	12	4,096	20	1,048,576	28	268,435,456
5	32	13	8,192	21	2,097,152	29	536,870,912
6	64	14	16,384	22	4,194,304	30	1,073,741,824
7	128	15	32,768	23	8,388,608	31	2,147,483,648

Please write very legibly!


1. Information representation. We gotta have some question about number representation. Consider number system(s) that contain 8 bits, with the radix point right in the middle. That is, there are four bits, then a radix point, then 4 more bits (xxxx.xxxx). For that arrangement of bits, fill in the missing elements of the following table. (Remember that Maximum is right-most on the number line; Minimum is left-most on the number line.) Oh, and for the last line, provide the Value for the given bit pattern. Don't worry about turning the fraction version into a decimal version – just leave it as an integer-part, fraction-part answer.

Value	Unsigned binary pattern	Twos-complement pattern
Maximum	111101111	0111.1111
Minimum	0000,0000	1000,0000
3 ⁵ / ₁₆	0011.0101	0011.0101
-5 ⁹ / ₁₆	N/A	1010.0111
6 3/8	0110.0110	0110-0110
-5 11/16	N/A	10100101


0101.1000

2. General information question:


a) True of false with a single instruction, R15 can be forced to the value 0xFFFFFF0.




b) What is the highest address that is a legal location for the interrupt table?



c) What is the order of bits involved in the Condition Register? That is, the Condition Register consists of eight groups of four bits. What is the order of the four bits that make up a group?



e) An interrupt enabled UARTlite module will cause an interrupt when a character shows up in the input FIFO. What does a user do to remove this interrupt request?



3. Interrupt Controller Question: In the initialized, and give values for each. In this interrupt system, there are four interrupt sources, starting in the least significant bit position, and all are to be enabled. Also, the software activation of interrupts is not to be utilized. Assume that your system is the first program to execute after reset, so there is no need to worry about any flags from an earlier program execution.

Addr Offset	Register	Bit Pattern	7.
0x00	ISR	NIA	mer has not been activated yet.
0x04	IPR	Read-only	been activated yet.
0x08	IER	OXFL	
0x0C	IAR	N/AL	
0x1C	MER	O×3L	

Now, in the space provided below, give instructions that will establish the bit patterns given above as well as to (a)set up the EVPR register (to 0x000F0000) and (b) set up any enabling activity needed to allow interrupts in general. Assume that the interrupt controller has been located at address 0x80440000.

Ox3000

lis rl, VECTOR®h

ori rl, rl, VECTOR®L

lis r2, Ox8044 # INTC

mteupr rl

li r3, OxF

stw L3, 8(r2)

li r3, 0x3

stw r3, 0x1c(r2)

4. ISR question: For system that utilizes the FIT to create a periodic time function, give code for an Interrupt Service Routine for the following situation. When the FIT module causes an interrupt, perform the 'normal' FIT activity, increment the value in R27 and send the value to the LEDs. The LED interface GPIO is located at 0x84480000. Do not worry about register volatility, nor about . org Ox (100 (01,1010) . org 0x 1000 LED GPIO initialization (i.e., this is a steady state question). b FITCode org 0x3006 115 Ms 6x 8448 115 Ms 6x 8448 115 ros 4Cri) 1 th N/Aperinstr. 11/2, 0x0500 # Prep FT Bits 11 r3, 0x0000 mttsr r3 w # Set FIT Bifs. loop 6 loop by # * Some PIT Set ## * Some PIT setting
new also be
applied but # To remove effect of other # bits

BIEnotrember FIT Bits... rfi eorg Ox4060 b fitcode # But probably not necessa. # because mtpit was not Fitode: 1: 5 18, 0 x0400 # issued. nttsr r8 addi R 27, 127, 1 1. s r 28, 0 x 8448 stw r 27, 0(r 28)

5. Data structure question. Consider the situation where a user has an array of words. The operation that is to be performed on this array of data is to sum all of the elements. The array starts at address 0x00FF0500 (and progresses to higher addresses). Create code that will calculate the sum of the first 800 values of this array. Place the sum value in the word location 0x00060500.

eset ARRAY, 0 x 00 FF 0550 -. org 0 x 3000 listly ARRAYah ort ri, ri, ARRAY QL) 11:5 r2, RESULTAL OFT 12,12, RESULTAL 11 -3, 800

75+w r 4; 0 (-2)X

bdnz loop < stwr4, o(r2)
b end

6. Recursive subroutine call. Occasionally it is necessary to provide a programming solution that allows for what is called re-entrant code, or code that can call itself. This was demonstrated in class with recursive Fibonacci number generation and in the lab with recursive factorial generation. In the space provided below give a sequence of instructions that implement a recursive subroutine call. Be sure to include what is needed to correctly handle the return address appropriately.

org 0x 3000 0x 4000

What 35+mw r 24 0(F1)

malder 62 SUB

there 6 here

Recursion .

SUB: m flr r3

Stmw r24 o(r1)

tmw r24 o(r2)

radé i r2, r2, -32

bl sub

addir2, r2, +32

m tlr r3

(Scratchwork)

11 + 1, 0x 5000

nop

nop

bl SUB

into a rootine that calls itself?

org 0x 3500 Mflr r2




Table 4: XPS INTC Registers and Base Address Offsets

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value All Zeros	
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR		
Interrupt Pending Register	C_BASEADDR + 0x4	Read only	IPR	All Zeros	
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros	
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write only	IAR	All Zeros	
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write only	SIE	All Zeros	
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write only	CIE	All Zeros	
Interrupt Vector Register	C_BASEADDR + 0x18	Read only	IVR	All Ones	
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros	

Timer-Control Register

The timer-control register (TCR) is a 32-bit register used to control the PPC405 timer events. Figure 8-4 shows the format of the TCR. The fields in TCR are defined as shown in Table 8-3.



Figure 8-4: Timer-Control Register (TCR)

Timer-Status Register

The timer-status register (TSR) is a 32-bit register used to report status for the PPC405 timer events. Figure 8-5 shows the format of the TSR. The fields in TSR are defined as shown in Table 8-4.

