Exam 2 - 2

1. Information representation. We gotta have some question about number representation. Consider number system(s) that contain 10 bits, with the radix point to the right of the second bit (starting at the MSB). That is, there are two bits, then a radix point, then 8 more bits (xx.xxxxxxxx). For that arrangement of bits, fill in the missing elements of the following table. (Remember that Maximum is right-most on the number line; minimum is left-most on the number line.) Oh, and for the last line, provide the Value for the given bit pattern. Don't worry about turning the fraction version into a decimal version – just leave it as an integer-part, fraction-part answer.

4/32=	1/8
4/32 + /32	2
5/32	
9/10 1/2 +	/14

0000000000	1000000000
01.00101000	
01.00101000	01.00101000
N/A	11.10010000
01.11000000	N/A
N/A	1010101000
	01.11000000

2. General information question:

a) Give a two instruction sequence to set register R16 to the value 0x12345678.

b) Give a sequence of instructions (only 2 needed) that will set up the system to expect the interrupt table to be found at the third legal location for the table. That is, what is the third legal location for the interrupt table, and how do you set it up?

lis rl, 0x0002 Must be multiple of 64k.

c) When a branch-to-subroutine is encountered, where does the system store the address to which the subroutine should return?

link register

d) Assume a conditional branch is located at address 0x00100000. What is the highest address that can serve as the target of the branch? That is, what is the highest address that can be reached?

> 0x00100000 + 0 × 000FFFFFF 0 × 00TFFFFFF

Correct Answer: 0x00107FFC

e) The FIT can provide one interval out of how many choices?

3. Interrupt Controller Question: In the table below, identify the registers that need to be initialized, and give values for each. In this interrupt system, there are four interrupt sources, starting in the least significant bit position, and all are to be enabled. Also, the software activation of interrupts is not to be utilized. Assume that you want to assert the appropriate bits to reset any flags that may have remained from an earlier program execution.

Addr Offset	Register	Bit Pattern
0x00	ISR	0x 0000000F) not se
0x04	IPR	read - only
0x08	IER	0×0000000F
0x0C	IAR	0 x 0000 000 F
0x1C	MER	0 × 3

Now, in the space provided below, give instructions that will establish the bit patterns given above as well as to a)set up the EVPR register (to 0x000A0000) and b) set up any enabling activity needed to allow interrupts in general. Assume that the interrupt controller has been located at address 0x80440000.

set ISR 0x00 , set IPR, 0x04 . Set IER, 0x08 . set IAR, OXOC . set MER, OxIC , co, o lis r5, 0x8044 # load address for ICONT # load evpr addr. 115 r6, 0x000 A 11 C7, OxF 1; (8,0x3 th bit pattern for MER (stw ro, 0 (15) m stw [7, IER (15) stw (7, IAR (15) stw r8, MER (r5) mtspr ever, rb wrteei 1

4. ISR question: For system that utilizes the PIT to create a periodic time function, give code for an Interrupt Service Routine for the following situation. When the PIT module causes an interrupt, reset any appropriate flags, increment the value in R27 and send the value to the LEDs. The LED interface GPIO is located at 0x84480000. Do not worry about register volatility.

start for non-crit ints . set 0x 500 wh? Lis . r7, 0x 8448 11 10,00 # Non-zero value for M-box li ri, OxOF Stw 10, 4 (17) # set up LEDs as output mitse rg way hit # stroke bit 5 in TSR # pointer to mailbox stw ro, 0/18) check: 1 w2 r6, 0 (18) cmpwi 0, r6, 0 bf 2 reset 6 # reset m - box

reset: stw r0,0 (18) 11 127,0

addi 127, 127, 1

5tw 127 (4 (c7)? # send value to LEDs

Answer

pitcode:

(10, 0x0800 mitsr r10 115 124, 0x 8448 addi 127, 127, 1 stw 127,0(124) rfi

Where is ife.?

5. Data structure question. Consider the situation where a user has an array of halfwords. The operation that is to be performed on this array of data is to sum all of the elements. The array starts at address 0xff00100 (and progresses to higher addresses). Create code that will calculate the sum of the first 800 values of this array. Note: you might make use of the sign-extension instructions shown in material at end of test.

lis r1, 0x FF00

If set up pointer to array

ori r1, r1, 0x0100

Ii r0,0

Ii r2, 800

load ctr value

mtctr r2

putting 800 in ctr

sum! Theory, 0(r1)

load first element

add r0, r0, r3

sign extend!

addi r1, r1, 2

incr to next half word in array


bdn 2 94m

goed joy

6. Instruction coding question:

a) What is the instruction represented by the bit pattern 0x7E821800?

Correct Answer:



b) What is the instruction represented by the bit pattern 0x7E119415?

addis ry, rg, 11 add co. r16, r17, r8

(-4

c) Give the coding for the instruction addic r2, r3, r4

Correct Answer!

rD = 7 rZ rA = 3 r3

0× 65

3 0 4 3

0×30431234

3 6 4 3.

Table 4: XPS INTC Registers and Base Address Offsets

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value	
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR	All Zeros	
Interrupt Pending Register	C_BASEADDR + 0x4	Read only	IPR	All Zeros	
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros	
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write only	IAR	All Zeros	
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write only	SIE	All Zeros	
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write only	CIE	All Zeros	
Interrupt Vector Register	C_BASEADDR + 0x18	Read only	IVR	All Ones	
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros	

Timer-Control Register

The timer-control register (TCR) is a 32-bit register used to control the PPC405 timer events. Figure 8-4 shows the format of the TCR. The fields in TCR are defined as shown in Table 8-3.



Figure 8-4: Timer-Control Register (TCR)

Timer-Status Register

The timer-status register (TSR) is a 32-bit register used to report status for the PPC405 timer events. Figure 8-5 shows the format of the TSR. The fields in TSR are defined as shown in Table 8-4.



Figure 8-5: Timer-Status Register (TSR)

Table 3-32: Sign-Extension Instructions

Mnemonic	Name	Operation	Operand Syntax					
Extend-Sign B	yte Instructions	rA[24:31] is loaded with (rS[24:31]). The remaining bits rA[0:23] a each loaded with a copy of (rS[24]).						
extsb	extsb Extend Sign Byte CR0 is not updated.							
extsb.	Extend Sign Byte and Record	CR0 is updated to reflect the result.						
Extend-Sign H	lalfword Instructions	rA[16:31] is loaded with (rS[16:31]). The remaining bits rA[0:15] each loaded with a copy of (rS[16]).						
extsh	Extend Sign Halfword	CR0 is not updated.	rA,rS					
extsh.	Extend Sign Halfword and Record	CR0 is updated to reflect the result.						

Table B-1: Instructions Sorted by Mnemonic

	0	6	9	11 12	14	16 17	20	21	22	26		30	31
add	31	rD		rA		rB		OE		266			Rc
adde	31	rD		r	rA			OE		10			Rc
adde	31	rD		r	rA		rB OE			138			Rc
addi	14	rD		r	rA		SIMM						
addic	12	rD		r	A		SIMM					i,	
addic.	13	rD		r	A	SIMM							
addis	15	rD	rD rA SIMM										
addme	31	rD		rA		00000		OE	234				Rc
addze	31	rD		rA		00000		OE	202				
and	31	rS		rA		rB			28				Rc
andc	31	rS		r	A	rB			60				Rc
andi.	28	rS rA UIMM											
andls.	29	rS	rS rA UIMM										
b	18					Ц					AA	LK	
bc	16	во		E	31	BD			AA	LK			
bcctr	19	ВО	во		31	00000		528		528			LK
bclr	19	во		BI		00000			16				LK
cmp	31	crfD	00	rA		rB			0				0
cmpi	11	crfD	00	r	A	SIMM							
cmpl	31	crfD	00	r	A	rB				32			0