1.	General	information	question:
			1

a) What is the basic tenet of all stored program computers?

Fetch > Decode > Execute

b) Identify the four different types of instructions and give an example of each from the PowerPC instruction set.

WORK Movement program Control System Control
Add Stw bl mtctr

c) The instruction rfi returns from normal interrupt (as opposed to critical interrupt). In terms of registers, what transfers occur? That is, what two registers transfers are carried out when the rfi instruction executes?

When the intrupt occured the address when the IsR was called was placed into the Norman register. When The IsR COMMENT of Command that address is used to know whene in the main program to return to how. I SRRI gets placed in MSR SKRO goes to program counter

d) Assume that the GPIO interface of one of our 32 bit LED modules has been configured to respond to the address 0x83330000. Also assume that R10 contains the value 0x83330000 and that R11 contains zero. Give a three instruction sequence that will turn on all the LEDs of the module.

lis 11, 0x1111 Stur 11, 4 (110) Setup Der.
011, 11, 11, 111 invent Rto
Stw 11, 0 (110) Store
Stw 11, 0 (110) Store

e) How does the system switch from privileged mode to user mode?

The MSR is updated to switch from priv to user mode. When PRC is powered on it is in priv mode allowing the spendor Romake the switch

PRRHIN MSR SET PRBH

f) Assume that register 12 contains 0x00011080. What address is accessed by the instruction 'lwz r13,0x400 (r12)'?

0x00011480 V

2. Subroutine question: A programmer wrote a small subroutine to wait for two different buttons to be pressed; the two buttons in question are those associated with the 0th bit and the 3rd bit (bit positions 0 and 3). The programmer tested for the least significant bit, then checked for the other bit. If both switches were set, then the programmer obtained the time from TBU,TBL (hence the mftbu and mftbl instructions). The fragment is shown here:

```
14=0x84440000
Addr
          Bits
                              Instr
2000 60000000
                             nop
2004 4800021D
                             bl button
2008 60000000
                             nop
2220 3C808444 button: lis r4,0x8444 # buttons at 0x84440000
2224 80A40000 chk1: lwz r5,0(r4) = getting 15T Value at this memor, address
2228 70A60001 andi. r6,r5,1 =
                             andi. r6, r5, 1 (
222c 4182FFF8
                            bt 2, chk1
2230 2C850009
                            cmpwi 1,r5,0x09
2234 4086FFF0
                            bf 6, chk1
2238
       7D4D42E6
                             mftbu r10
223c
       7D6C42E6
                             mftbl r11
2240 4E800020
                             blr
```

10123 4569

This question deals with the registers used in the routine. Below is a before and after representation for some of the registers. The before values are given (values of registers before executing the instruction at 0x2004); fill in the after values (values of registers after executing the instruction at 0x2004 and returning from the subroutine)–like what you expect to happen if you put a breakpoint at location 0x2008. The button GPIO module has been initialized elsewhere, so don't worry about that aspect. Only write in the *After* area those registers that have been changed by the above code fragment, and in those boxes place the correct value for the register. Assume that the successful read happened at time 0x0000123456781111.

Ве	efore	(0×60000001) A	After
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 = (0x00000009)
r4 = 0x4444444	r5 = 0x5555555	r4 = 0x84440000	r5 = Oxyuny
r6 = 0x66666666	r7 = 0x7777777	16 = 0x8440001 (-7	r7 = \
r8 = 0x88888888	r9 = 0x99999999	r8 =	r9 =
r10 = 0xAAAAAAAA	r11 = 0xBBBBBBBB	r10 = 0x0000 1234	r11 = 0x5678 11 (1 - 4)
r12 = 0xCCCCCCC	r13 = 0xDDDDDDDD	r12 = VAL TBL	r13 =
r14 = 0xEEEEEEEE	r15 = 0xFFFFFFFF	r14 =	r15 =
lr = 0xABCDEF00	ctr = 0x00000000	lr = 0x2008	ctr =
cr = 0xFFFFFFF	tsr = 0x90000000	cr =0x42000000	tsr =

0010

3. Data movement question: In the first laboratory you explored moving information to and from memory with various load and store instructions. Below is a small code fragment, followed by another memory and register contents description. The code fragment is set up to be somewhat tricky, and not particularly straightforward, but implement the work of each instruction and you should be okay. Identify the locations in memory and the registers that are changed by the code fragment, and give the updated values.

Addr	Bits	Insruction		
10280 10284 10288 1028c 10290 10294 10298 1029c 102a0 102a4 102a8	38603000 39C00004 7C647030 7C841A14 38840040 80C40014 A0E40012 89040007 99240029 B1440032 9164003C	strt: li r3,0x3000 li r14,4 slw r4,r3,r14 # shift left word add r4,r4,r3 addi r4,r4,0x40 lwz r6,20(r4) lhz r7,18(r4) lbz r8,7(r4) stb r9,0x29(r4) sth r10,0x32(r4) stw r11,0x3C(r4)	_0x00030000 -0x00033000 -0x00033040	

Ве	efore	Af	fter
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 = 0x00003000
r4 = 0x4444444	r5 = 0x5555555	r4 = 0x 000 33040	r5 =
r6 = 0x66666666	r7 = 0x7777777	TO TOPESEFEE	r7 JBBCCX (3)
r8 = 0x88888888	r9 = 0x99999999	r8 OXEF	r9 = .
r10 = 0xAAAAAAA	r11 = 0xBBBBBBBB	r10 =	r11 =
r12 = 0xCCCCCCC	r13 = 0xDDDDDDDD	r12 =	r13 =
r14 = 0xEEEEEEE	r15 = 0xFFFFFFFF	r14 = 0x00000004	r15 =
	· ·	OXCODDEEFF) (OX AABB)

							,	-	A)		-	100	-	/_		-
Address	0		2	3	4	5	6	t	8	9	A	0	_	1)	E	1
00033040	01	23	45	56-	89	AB	CD	EF	00	11	22	33	44	55	66	77
00033050	88	99	AA	BB	CC	DD	EE	FF	12	13	14	15	16	17	18	19
00033060		¥.							1	99						
00033070			AA	AA)								1	BB	138	BB	BB

4. Instruction/data structure question: In the space provided below, write a code fragment that will create a loop (use the counter register to implement the loop) that will increment the individual elements of an array of words. The array starts at address 0x00024800 and continues for 0x18000 locations (that is 0x18000 words slots). Each element of the array is to be incremented by the value of 0x1234.

INIT

1 1,0x24800) feathernitialize counter 11 12,0x18000) feathernitialize counter 11 12 move to counter

Loop: addiriri, oxiz34 bdnz loop

Doesn't say to store/load/print array elements.

yes, but trow else all you endup

a. the an array 0x1234 begger than
before.

ors 0x1000

lis r16,0x0002

ori r16,r16,0x4800

lis r17,0x0001

ori r17,r17,0x8000

Mtctr r17

loop: lwe r18,0(116)

addi r18,r18,0x1234

Stw r18,0(r16)

addi r16,r16,4

bdne loop

Nop

1) Setup ADOR 2) Send OXIO to UART Fall 2009 3) Send 8 to INTC [IER C **EECE 344**

4) Send 3 to INTI) 5. Interrupt question: This question has two parts. The first is setup/initialization, the second is steady state. Much of the configuration of the UARTLite from Xilinx is done in the initialization of the board, as opposed to the initialization of the processor. Nevertheless, we need to initialize the system for interrupt driven activity. In the space provided below, give instructions that will set up the system (UART, Processor, etc.) for interrupt driven applications for receiving characters. Assume that the system under consideration is configured as we have done it in the laboratory (UARTLite at 0x84000000; interrupt controller at 0x81800000; UARTLite interrupt bit in the interrupt controller is the '8' bit (IBM numbering this would be 28, normal numbering

would put it at position/weighting 3)).

, Sct VARTLITE, OX 3400000 . Set · RX FIFO , OXO 1 Set TX FIFO TOX 4 Set STATREG, 0 X 8 Set INTE , 0x 81800009 Wiz, VI, RXFIFO

,015 0x 2000 lis r8,0x8400 Point to VART
lis r9,0x8180 Point o INTC
Schintroupt bit 1: (10, 0×10 Stw r 10, OxOC (18) VART Control 14 Set WART bit in 1:11.8 Stw 111, 0x08 (19) INTC Set two bis in 1; r12, 3 Sturiz, DXIC(19) MER regin INTC Serup EUPR

For the second part of this question, give code for an interrupt service routine that will remove characters from the receive FIFO (on receive interrupt) and place the characters in an array of characters in memory. The array starts at address 0x00032100 and grows to higher addresses. Don't worry about an upper limit for the array. Make sure you check to be sure a character is


available.

(Witeei, 0) NIT 1; 17,0x32100 1w≥ 18,1 andi. 19,18,1 Disable wifee; bf 3, out Inc mam ptr Stw (TD, 0/7) clr flag Clear interest Flac enable witeei (fr wrteei 1

5 1's r 14, 0x0003 Setup 14'as
ori r 14, r 14, 0x2100 with 0x32100
| Miteupr r 13 Set expe
's witeeil allow introupts lis 118, 0x3400 Point VART 115 119, 0x8180 POINT INTE get Status Reg (w2 120,8(118) look@ Ls.B andi, 121, 120,1 bt 2, 80 out - first 1 80 out data reg VART lwz 122, 0 (r18) Send to array Stb (22, 0(114) bump pointer addi 114, 114, 1 goovt: 1: 115,8 get bit and Stw r 15, 0x0c (119) walte to IAR reg Ceturn from interior rf.


6. Instruction coding question:

a) What instruction is represented in hexadecimal as: 0x7EF8C814?



b) Give the coding for the branch-and-link instruction located at 0x1000 where the target of the instruction is the address 0x2220. Do not use absolute addressing mode, but rather the

relative addressing mode.



c) How many different addresses can be targets of a conditional branch instruction?




Table B-1 lists the PPC405 instruction set in alphabetical order by mnemonic.

Table B-1: Instructions Sorted by Mnemonic

	012744	6795 910	11 12 14	16 17	20 21 22	26	30	31
add	31	rD	rA	rB	OE	266		Ro
addc	31	rD	rA	rB	OE	10		Ro
adde	31	rD	rA	rB	OE	138		Ro
addi	14	rD	rA			SIMM		
addic	12	rD	rA			SIMM		
addic.	13	rD:	rA			SIMM		
addis	15	rD	rA			SIMM		
addme	31	rD	rA	00000	OE	234		R
addze	31	rD	rA	00000	OE	202		R
and	31	rS	rA	rB		28		R
andc	31	rS	rA	rB		60		R
andi.	28	rS	rA			UIMM		
andis.	29	rS	rA			UIMM		
b	18	The state of the s		L			AA	LI
bc	16	ВО	ВІ		BC)	AA	LI
bcctr	19	ВО	BI	00000		528		LI
bclr	19	во	BI	00000		16		LI
cmp	31	crfD 00	rA	rB		0		0
cmpi	11	crfD 00	A1			SIMM		
cmpl	31	crfD 00	· rA	rB		32		0

Table 3-32: Sign-Extension Instructions

Mnemonic	Name	Operation	Operand Syntax	
Extend-Sign B	yte Instructions	rA[24:31] is loaded with (rS[24:31]). The remain each loaded with a copy of (rS[24]).	ning bits rA[0:23] are	
extsb	Extend Sign Byte	CR0 is not updated.	rA,rS	
extsb.	Extend Sign Byte and Record	CR0 is updated to reflect the result.		
Extend-Sign H	lalfword Instructions	rA[16:31] is loaded with (rS[16:31]). The remain each loaded with a copy of (rS[16]).	ning bits rA[0:15] are	
extsh	Extend Sign Halfword	CR0 is not updated.	rA,rS	
extsh. Extend Sign Halfword and Recor		CR0 is updated to reflect the result.		




Table 4 shows all the XPS UART Lite registers and their addresses.

Table 4: XPS UART Lite Registers

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x0	Rx FIFO	Read	0x0	Receive Data FIFO
C_BASEADDR + 0x4	Tx FIFO	Write	0x0	Transmit Data FIFO
C_BASEADDR + 0x8	STAT_REG	Read	0x4	UART Lite Status Register
C_BASEADDR + 0xC	CTRL_REG	Write	0x0	UART Lite Control Register




Figure 5: UART Lite Status Register




Figure 4: UART Lite Control Register

Table 4: XPS INTC Registers and Base Address Offsets

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR	All Zeros
Interrupt Pending Register	C_BASEADDR + 0x4	Read only	IPR	All Zeros
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write only	IAR	All Zeros
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write only	SIE	All Zeros
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write only	CIE	All Zeros
Interrupt Vector Register	C_BASEADDR + 0x18	Read only	IVR	All Ones
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros