7 1/8 = 000 111.1010 -7 1/8 = Spring 2012 Spring 2012

Value	Unsigned binary pattern	Twos-complement pattern
Maximum		011111111111111111111111111111111111111
Minimum	000000000	100000.0000
12 ¹¹ / ₁₆	CON 100001011	301100 = 1011
-7 ⁵ / ₈	N/A	100Wife(0(3)
21 ¹³ / ₁₆	01010101	010.101.110.1
18 8/16/5	13 3/6 N/A	110010.1001

2. General information question:

a) Where is the return address stored on a go-to-subroutine instruction?

LR like regaler.

b) True or false: It is okay to start the vector table at 0x45678000.

Multiples of 64K. 8x000200000

(False)

c) The PPC system is placed in User Mode by doing what?

Suchely between user, squeviser made

d) A conditional branch instruction (say, bt 2, label) is located at address 0x00110000? What is the highest address at which the target of the branch can be located?

OX6011777.C.

ured with bus clock and processor clock

e) Assume that the ML403 board's PPC processor is configured with bus clock and processor clock both functioning at 100 MHz. How long does it take for TBU to change values?

100 20x5, 4013)

3. Interrupt Controller Question: In the table below – which shows registers in the interrupt controller – identify the registers that need to be initialized, and give values for each for the following system: The modules have been configured differently from the system in the lab. The new arrangement calls for three UARTs, a Timer, and three GPIO modules: UART1, UART2, UART3, Timer, Buttons1, Buttons2, and Buttons3. For this question, enable UART1, UART2, Buttons2, and Buttons3. Also, the software activation of interrupts is not to be utilized. Assume that you want to assert the appropriate bits to reset any flags that may have remained from an earlier program.

Addr Offset	Register	Bit Pattern
0x00	ISR	0000 felogodelie
0x04	IPR	Read andy.
0x08	IER	IIII, Oxoocoopo Phys
0x0C	IAR	IIII, axococaco H
0x1C	MER	11, 0x00000603)99

status

pendaz.

enerblec

achnovles.

Now, in the space provided below, give instructions that will establish the bit patterns given above as well as to a) correctly initialize the EVPR to its lowest legal value and b) set up any enabling activity needed to allow interrupts to occur. The interrupt controller has been located at address

UAGIL

BUTOS

BUTOS

CI, OXE 182

CI, OXE 184

CI, OXE 184

MHENER GSCO

H SET EVER

CIS, OXE 184

CIS,

4. ISR question: A system utilizes the PIT interrupt mechanism to cause activity every so often. The programmer is utilizing register R3 to point to a data storage/exchange area where the contexts are stored. Assume the contexts are 8 register values (R24-R31) as we did in the class examples. Create an Interrupt Service Routine for the PIT that handles PIT stuff according to this algorithm: Save current context at R3 offset 0; load context at offset 64; handle any PIT activity needed to service the interrupt, put a flag (any nonzero value) in the mailbox located at 0xF00004; return contexts to appropriate locations; return from interrupt.

Poll R3+64 88 why? I c3, oxoofo & mailbor. or1,000, x0084 Strong r24, O(R3) # mtrt soutch. Lonw r24, 64(R3). # led dute from foodrag Rosstar. # if no interupt look grain firso, Okoooo Hit f there is an interpet. Stw 630, C(631) H. Clear JAR. 3th 62, 6(3)6. # Set flag in mailbox. 3-times (24 64 (C3) H section from context switch. 41 centra from internot P15 bit dear _ bit 4.

5. Data structure question: A user has created an image for 'normal' television, which is 480 rows of 640 pixels stored in a two dimensional array of bytes. (Each pixel consists of one byte). The array starts at address 0x40000. Create code that will look through the data and count the number of pixels that have an absolute value greater than 0x38. Note: the pixels are always considered positive; that is, the representation is unsigned binary.

ond: here! biliere.

right oda corple of cops # ole arror

stored

in consecutive

menor locations.

Hypo parks x 480 rows =

307,700 pirels.

3 640 460 75600

6. Another data structure/register manipulation question: We recently revisited the recursion problem, where current 'stuff' – information in registers – needs to be saved on the stack and later restored from the stack. In the space below, provide code for dealing with four registers on the stack in a manner to permit recursion. Use R31 for the return address. Remember that the stack pointer is located in R1.

addi, 61, 61, -16. mr 101, 631. Sturw 528, 0(61). ldmw, rzr, ocris Stuf mossing bere +1 load coturn address. H laad valus From the Il lond restorm address. Steck Sterday
with the connect to hisher in the stack (-16). redure address. El stae regroters. Il set return address to the · 013 43/00 dos of the stack. 43000 add: 61, -16 Stmw 128, 0(1) bl target. lmn r28, 0(r,) add: c1 c1, 16.

mtlrzgrs/.

no 230

taret: na.