3. Interrupt Controller Question: In the table below, identify the registers that need to be initialized, and give values for each. In this interrupt system, there are four interrupt sources, starting in the least significant bit position, and all are to be enabled. Also, the software activation of interrupts is not to be utilized. Assume that you want to assert the appropriate bits to reset any flags that may have remained from an earlier program.

Addr Offset	Register	Bit Pattern	
0x00	ISR Status	0K 0000 000F	6 Status
0x04	IPR Pending	read only	
0x08	IER Enalele	07000 000F	Enable 4 interregal
0x0C	IAR	0 × 0000 000F	Clear
0x1C	MER	0x 0000 0003	ME bit

Now, in the space provided below, give instructions that will establish the bit patterns given above as well as to a)set up the vector register (to 0x000A0000) and b)set up any enabling activity needed to allow interrupts in general. Assume that the interrupt controller has been located at address 0x84440000.

Set ISR, 0x0

SET IPR, 0x4

SET IER, 0x8

SET IAR, 0xc

SET EVPR, -
Org 3000

lis r10, 0x8444 # Pointer to interrupt controller

Lis v11, 0x000A # Pointer to vector table

Li r13, 0xF # Pattern for enabling activity

Li r14, 0x3 # Pattern for MER

Stw r13, ISR(r10) # Clear previous interrupts

Stw r13, IAR(r10) # Enable interrupts

Stw r14, MER(r10) # Enable thandware Interrupt

Stw r14, MER(r10) # Enable thandware Interrupt

Witteei 1 # Set EE bit Enable External Interrupt

O