Name: ANTHONY MANCUSO

Possible	Score
15	12
15	12
20	13
15	15
20	18
15	10
:	
100	80
	15 15 20 15 20 15

General information that may be useful sometime during test:

Table of Powers of Two

Table of Powers of Two						
2 ^N	N	2 ^N	N	2 ^N	N	2 ^N
1	8	256	16	65,536	24_	16,777,216
2	9	512	17	131,072	25	33,554,432
4	10	1,024	18	262,144	26	67,108,864
8	11	2,048	19	524,288	27	134,217,728
	12	4,096	20	1,048,576	28	268,435,456
	13	8,192	21	2,097,152	29	536,870,912
			22	4,194,304	30	1,073,741,824
128	15	32,768	23	8,388,608	31	2,147,483,648
	1 2 4 8 16 32 64	1 8 2 9 4 10 8 11 16 12 32 13 64 14	2 ^N N 2 ^N 1 8 256 2 9 512 4 10 1,024 8 11 2,048 16 12 4,096 32 13 8,192 64 14 16,384	2 ^N N 2 ^N N 1 8 256 16 2 9 512 17 4 10 1,024 18 8 11 2,048 19 16 12 4,096 20 32 13 8,192 21 64 14 16,384 22	2 ^N N 2 ^N N 2 ^N 1 8 256 16 65,536 2 9 512 17 131,072 4 10 1,024 18 262,144 8 11 2,048 19 524,288 16 12 4,096 20 1,048,576 32 13 8,192 21 2,097,152 64 14 16,384 22 4,194,304	2 ^N N 2 ^N N 2 ^N N 1 8 256 16 65,536 24 2 9 512 17 131,072 25 4 10 1,024 18 262,144 26 8 11 2,048 19 524,288 27 16 12 4,096 20 1,048,576 28 32 13 8,192 21 2,097,152 29 64 14 16,384 22 4,194,304 30

1. General information question:a) What is the basic tenet of all stored program computers?	
Fetch-Decode-Execute	
b) Identify the four different types of instructions and give an example of each.	
b) Identify the four different types of instructions and give an example of each. Work rovenent Program System Control (Add) (Iwz) (b) (wrteei)	
c) When a non-critical interrupt occurs, where is the current value of the machine state reg stored?	ister
DUH DUH	
d) True or false: 0x01234000 is a valid content for the EVPR. The of 64k	
e) When the record bit (Rc) is set in a work instruction (such as add.) where can you find indication that the result is equal to zero?	' ~ <i>/</i>
f) Assume that register 27 contains 0x00021080. What address is accessed by the instruction of the register 27 contains 0x00021080. What address is accessed by the instruction of the register 27 contains 0x00021080. What address is accessed by the instruction of the register 27 contains 0x00021080. What address is accessed by the instruction of the register 27 contains 0x00021080.	uon

2. Subroutine question: A programmer wrote a small subroutine to wait for the RxFIFOValidData flag of the Uartlite system to be set; then to clear the bit and return. This subroutine was used in a system that needed a UART, but without using the interrupt system. The programmer called this routine from a larger system handling routine. This code fragment is as follows:

```
Addr
      Bits
                        Instr
4400 60000000
                     nop
                     bl getc
4404 4800003D
4408 60000000
                     nop
                                                                     r8 =0,8400000
                                        # UART at addr 0x84000000
4440 3D008400 getc:
                     lis r8,0x8400
                                        # Stat reg offset of 8 bytes rq = 8x00000001
4444 81280008 again: lwz r9,0x8(r8)
                     andi. r10,r9,0x0001
                                                                     1000000001
4448 712A0001
444c 4182FFF8
                     bt 2,again
                                        # Receive FIFO offset of 0 bytes r_{II} > O_{X}II
4450 81680000
                     lwz r11,0(r8)
                     cmpwi 1,r11,0x0033 # 0x33 is ascii '3'
                                                             check GT
4454 2C8B0033
4458 4086FFEC
                     bf 6, again
445c 4E800020
                     blr
```

This question deals with the registers used in the routine. Below is a before and after representation for 16 of the registers. The before values are given (values of registers before executing the instruction at 0x4404); fill in the after values (values of registers after returning from the subroutine, what system is like when PC points to 4408). The UART system is enabled and configured to the right baud rate, etc, but to cause no interrupts. Only mark in the After area those registers that have been changed by the above code fragment, and in those boxes place the correct value for the register.

Bef	ore	A	fter
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 =
r4 = 0x4444444	r5 = 0x5555555	r4 =	r5 =
r6 = 0x66666666	r7 = 0x7777777	r6 =	r7 =
r8 = 0x88888888	r9 = 0x99999999	r8 = 0x & 4000000 /	r9 = 0x 0000000
r10 = 0xAAAAAAAA	r11 = 0xBBBBBBBB	r10 = 0 × 0000000	r11 = > 0 x 1 0 5
r12 = 0xCCCCCCC	r13 = 0xDDDDDDDD	r12 =	r13 = 7
r14 = 0xEEEEEEE	r15 = 0xFFFFFFFF	r14 =	r15 =
CR = 0x00000000	LR = 0x00000000	CR 0x 4000000	LR 0x 4408



3. Data movement question: In the first laboratory you explored moving information to and from memory with various load and store instructions. Below is a small code fragment, followed by another memory and register contents description. The code fragment is set up to be somewhat tricky, and not particularly straightforward, but implement the work of each instruction and you should be okay. Identify the locations in memory and the registers that are changed by the code fragment, and give the updated values.

```
Instruction
         Bits
Addr
                                                             r3 = 0x 3000
                                                              174 = 0x 4
                       li r3,0x3000
10280 38603000 strt:
10284 39C00004
                       li r14,4
                       slw r4,r3,r14 # shift left word; num bits in r14
                                                               14=0x3000000
10288 7C647030
                       add r4,r4,r3
                                                               Ty=0x30003000
1028c 7C841A14
                       addi r4,r4,0x40
                                                               TH = 0x30003040
10290 38840040
                                                               16 =0x 0000000
                       1wz r6,24(r4)
10294 80C40014
                       1hz r7,18(r4)
10298 A0E40012
                                                               F7 = 0x 0000 1213
                        1bz r8,7(r4)
1029c 89040007
                                                               18= 0x00000EF
                        stb r9,0x29(r4)
102a0 99240029
                        sth r10,0x32(r4)
102a4 B1440032
                        stw r11,0x3C(r4)
102a8 9164003C
```

Re	fore	Af	ter
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 = 0× 00003000
r4 = 0x4444444	r5 = 0x5555555	r4 =0×30003040	r5 =
r6 = 0x66666666	r7 = 0x77777777	r6 =0×000000	r7 = 0x00001213X - C
r8 = 0x88888888	r9 = 0x99999999	r8 =0x000000EF	1 9 =
r10 = 0xAAAAAAAA	r11 = 0xBBBBBBBB	r10 =	r11 =
r12 = 0xCCCCCCCC	r13 = 0xDDDDDDDD	r12 =	r13 =
r14 = 0xEEEEEEEE	r15 = 0xFFFFFFF	r14 = (4)-7	r15 =
			<u> </u>

										,							
Address	· · · ·																
00033040	01	. 23	45	56	8.9	AB	CD	(EF)	00 .	. 11	22 .	33	44	- 55.	66	77	0
	-	73			0 00		ÉE	FF	12	13	14	15	16/	17	18	. 19	_
00033050	, 88 ((99	AA	ВВ	CC	DD	E.E.						- >		 		Ĉ
00033060					0	o eas	tor	6	? (199		İ					í.
			17.	7									BB	RO	BB	BB	
00033070			JAA	1AA		[<u> </u>	<u> </u>	1,	<u> </u>	<u> </u>	<u> </u>	100	<u> </u>			/
rection	2			_/										(-	0		

F3: 0x00003000 F4: 0x30003040 F6: \$12131415 F7: ABBB

4. Coding question: In the space provided below, write a code fragment that will create a loop (use the counter register to implement the loop) that will start at address 0x00030400 and fill each word location with its addresses. Do this for 10000 locations.

e org 0x 3000
11s r1, Data Dh

ori r1, r1, Data Dl

li r2, 10000

mtctr r2

stw r1 0(r1)

addi r1, r1, 4

b dn z 100p

1

5. Interrupt question: This question has two parts. The first is setup/initialization, the second is steady state. In the space provided below, give instructions that will set up the interrupt system to allow the Programmable Interval Timer system to cause an interrupt every 5 microseconds. (Internal system clock is 200 MHz.) In the initialization code set up the required registers appropriately; the interrupt table should be set up at its lowest legal value. After providing initialization code, provide also the Interrupt Service Routine needed for continued operation. Work of the Interrupt Service Routine is to put a non-zero value in the mailbox at 0x7000.

5 45 = 1000 cycles 5 05 = 1000 cycles 1000/0000 · set COUNT 1000 C · set TCR 060001 set MER 0x 1C set FER 0x02 set MBOX 0x7000 · 0'79 0x 1000 b Pitcode b org 0x3000 00010 - try del palkon Pitcode: mt tsr c3 11 r5, 0x0B 5+w r5, 0(r30)

6	Instruction	coding	question:
---	-------------	--------	-----------

a) What is the instruction that is represented by the bit pattern 0x7C044000.

a) What is the instruction that is represented by the bit pattern 0x7C044000.

Emp 0 r4, r8 c

c) Assume that a branch-conditional instruction (bc) is located at 0x13238. What is the highest · foo many FS.

address that can be the target of that branch?

add OX RFFFC OX 13238

000100110010 1000


00010011/0000011/1000

13238

Table B-1 lists the PPC405 instruction set in alphabetical order by mnemonic.


Table B-1: Instructions Sorted by Mnemonic

ble B-1:	Instructions 50	rtea by Min	SHIOIN	i.C								30	91
	0	6 9	11	12	14	16	17	20	21	22	26		
add	31	rD		rA			rB		OE		266 		Re
addc	31	rD		r/	\		rB		OE		10		Re
adde	31	r D		r/	\		rB		OE	L.——	138		Rc
addi	14	rD		r/	١ .						MMI		
addic	12	rD		r/	4						SIMM		
addic.	13	۴D		r/	4	SIMM							
addis	15	rD		r/	Α :						SIMM 		
addme	31	rD		r/	A	1	00000		OE		234		Rc
addze	31	rD		r	A		00000		OE		202		Rc
and	31	rS		r	A		rB				28		Rc
ando	31	rS		r.	A		rB				60		Rc
andi.	28	rS		r	Α						UIMM		
andis.	29	rS		r	Α	\exists				!	UIMM		1
b	18						LI						LK
þc	16	BO		I	ВІ					BD		A	LK
beetr	19	ВО			ВІ	-	00000				528		LK
belr	19	BO		1	ВІ		00000) ·			16		LK
cmp	31	crfD	00		rA		rВ				0		0
cmpi	11	crfD	00		rA	\neg					SIMM		1
cmpl	31	crfD	00		rA		тB				32		0
	1												



Timer-Control Register

The timer-control register (TCR) is a 32-bit register used to control the PPC405 timer events. Figure 8-4 shows the format of the TCR. The fields in TCR are defined as shown in Table 8-3.



The timer-status register (TSR) is a 32-bit register used to report status for the PPC405 timer events. Figure 8-5 shows the format of the TSR. The fields in TSR are defined as shown in Table 8-4.



Figure 8-5: Timer-Status Register (TSR)

Table 4: XPS INTC Registers and Base Address Offsets

Register Name	Base Address + Offset (Hex)	Access	Туре	Abbreviation	Reset Value
Interrupt Status Register	C_BASEADDR + 0x0	Read /	Write	ISR	All Zeros
Interrupt Pending Register	C_BASEADDR + 0x4	Read	only	IPR	All Zeros
Interrupt Enable Register	C_BASEADDR + 0x8	Read /	Write	IER	· All Zeros
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write	only	IAR	All Zeros
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write	only	SIE	All Zeros
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write	only	CIE	All Zeros
Interrupt Vector Register	C_BASEADDR + 0x18	Read	only	IVR	All Ones
Master Enable Register	C_BASEADDR + 0x1C	Read /	Write	MER	All Zeros

Name: ANTHONY MANCUSO

Problem	Possible	Score
1	15	15
2	15	9
3	25	25
4	20	15
5	20	15
6	15	9
Total	110	R

General information that may be useful sometime during test:

Table of Powers of Two

-N I	T 37 T		,		NT I	2 ^N
2":	N	2	IN			
1	8	256	16	65,536	24	16,777,216
2	9	512	17	131,072	25	33,554,432
4	10	1,024	18	262,144	26	67,108,864
8	11	2,048	19	524,288	27	134,217,728
16	12	4,096	20	1,048,576	28	268,435,456
32	13	8,192	21	2,097,152	29	536,870,912
64	14	16,384	22	4,194,304	30	1,073,741,824
128	15	32,768	23	8,388,608	31	2,147,483,648
	4 8 16 32 64	1 8 2 9 4 10 8 11 16 12 32 13 64 14	2N N 2N 1 8 256 2 9 512 4 10 1,024 8 11 2,048 16 12 4,096 32 13 8,192 64 14 16,384	2 ^N N 2 ^N N 1 8 256 16 2 9 512 17 4 10 1,024 18 8 11 2,048 19 16 12 4,096 20 32 13 8,192 21 64 14 16,384 22	2N N 2N N 2N 1 8 256 16 65,536 2 9 512 17 131,072 4 10 1,024 18 262,144 8 11 2,048 19 524,288 16 12 4,096 20 1,048,576 32 13 8,192 21 2,097,152 64 14 16,384 22 4,194,304	1 8 256 16 65,536 24 2 9 512 17 131,072 25 4 10 1,024 18 262,144 26 8 11 2,048 19 524,288 27 16 12 4,096 20 1,048,576 28 32 13 8,192 21 2,097,152 29 64 14 16,384 22 4,194,304 30

Please write very legibly!

1. Information representation. We gotta have some question about number representation. Consider number system(s) that contain 8 bits, with the radix point right in the middle. That is, there are four bits, then a radix point, then 4 more bits (xxxx.xxxx). For that arrangement of bits, fill in the missing elements of the following table. (Remember that Maximum is right-most on the number line; Minimum is left-most on the number line.) Oh, and for the last line, provide the Value for the given bit pattern. Don't worry about turning the fraction version into a decimal version - just leave 12/4 /8/14 it as an integer-part, fraction-part answer.

~ -	- · · · · · · · · · · · · · · · · · · ·	v
Value	Unsigned binary pattern	Twos-complement pattern
Maximum	1111111	0111.1111
Minimum	0000.0000	1000,0000
3 5/16	0011.0101	0011.0101
-5 ⁹ / ₁₆	N/A	1010. 0111
6 3/8	0110.0110	0110-0110
-5 11/16	N/A	10100101

0101-1001

2. General information question:

() True of false with a single instruction, R15 can be forced to the value 0xFFFFFF0.

Ri -2, -16

b) What is the highest address that is a legal location for the interrupt table?

0x F0000 0 x FFFF 0000

c) What is the order of bits involved in the Condition Register? That is, the Condition Register consists of eight groups of four bits. What is the order of the four bits that make up a group? LT, GT, EQ, SO

d) Assume a conditional branch is located at address 0x00100000. What is the highest address that can serve as the target of the branch? That is, what is the highest address that can be reached?

6 x 00100000 + 0x 00007ffc 0x 001007 FCL

e) An interrupt enabled UARTlité module will cause an interrupt when a character shows up in the input FIFO. What does a user do to remove this interrupt request?

Interrupt is removed by sending the WART interrupt bit to the IAR. However, the right FIFO mustalso be read to clear the WART assention of the interrupt output (1) Read RXFIFO
(2) StrokeIAR Uprt Interrupt bit

3. Interrupt Controller Question: In the initialized, and give values for each. In this interrupt system, there are four interrupt sources, starting in the least significant bit position, and all are to be enabled. Also, the software activation of interrupts is not to be utilized. Assume that your system is the first program to execute after reset, so there is no need to worry about any flags from an earlier program execution.

Addr Offset	Register	Bit Pattern	
0x00	ISR	NIA	MER has no been act yet.
0x04	IPR	Read-only	been act yet.
0x08	IER	OXFL	
0x0C	IAR	NIAL	
0x1C	MER	0 x 3 L	

Now, in the space provided below, give instructions that will establish the bit patterns given above as well as to (a)set up the EVPR register (to 0x000F0000) and (b) set up any enabling activity needed to allow interrupts in general. Assume that the interrupt controller has been located at address 0x80440000.

org 0x3000

lis rl, VECTOR® h

ori rl, VECTOR® h

lis r2, 0x8044 # INTC

mteupr rl

li r3, 0xF

stw r3, 0x1c(-r2)

wrteei_l

Spring 2013 **EECE 344** Exam 2 - 4 4. ISR question: For system that utilizes the FIT to create a periodic time function, give code for an Interrupt Service Routine for the following situation. When the FIT module causes an interrupt, perform the 'normal' FIT activity, increment the value in R27 and send the value to the LEDs. The LED interface GPIO is located at 0x84480000. Do not worry about register volatility, nor about LED GPIO initialization (i.e., this is a steady state question). 0x (100 (04 1010) FITCole . org 0x3000 110 ro; 4Cri) to N/Aperinstr.
sturo 0x0500 # Prep FT Bits 11 13, 0x0000 mttsr 13 wh # Set FIT Bifs. loop 6 loop why # * Some PIT set may also 6. ## * Some PIT setting
may also be
applied but FITCode: (normal FITActivity...) FITWILL work if # To remove effect of other # bits

BIEnot rember FIT Bits...

eorg 0x4000 b fitcode

Fitode: 1: 5 r 8, 0 x0400 mttsr r8 addi R 27, 127, 1 1:5 r28, 0x 8448 stw r27, 0(r28)

rfi # But probably not necessa

because mtpit was not # issued.


5. Data structure question. Consider the situation where a user has an array of words. The operation that is to be performed on this array of data is to sum all of the elements. The array starts at address 0x00FF0500 (and progresses to higher addresses). Create code that will calculate the sum of the first 800 values of this array. Place the sum value in the word location 0x00060500.


. set ARRAY, 0 x 00 FF 0550 eset RESULT, 0x 00060500-. org 0 x 3000 listly ARRAY Dh ort ri, ri, ARRAYQL) ori 12,12, RESULTAL IF +3, 800 lirt, 0 mtctr r3

abb r4, r5, o(r1) abb r4, r5, r5 adbi r1, r1, 4 75tw r4, 0(-2)X

bend 2 stwr4, O(r2)

6. Recursive subroutine call. Occasionally it is necessary to provide a programming solution that allows for what is called re-entrant code, or code that can call itself. This was demonstrated in class with recursive Fibonacci number generation and in the lab with recursive factorial generation. In the space provided below give a sequence of instructions that implement a recursive subroutine call. Be sure to include what is needed to correctly handle the return address appropriately.





(Scratchwork) Recursion: into a rootine that calls itself?

1i + 1, 0x 5000

nop
prop
bl SUB

org 0x 3500 M£lr r2




Table 4: XPS INTC Registers and Base Address Offsets

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR	All Zeros
Interrupt Pending Register	C_BASEADDR + 0x4	Read only	IPR	All Zeros
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write only	IAR	All Zeros
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write only	SIE	All Zeros
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write only	CIE	All Zeros
Interrupt Vector Register	C_BASEADDR + 0x18	Read only	IVR	All Ones
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros

Timer-Control Register

The timer-control register (TCR) is a 32-bit register used to control the PPC405 timer events. Figure 8-4 shows the format of the TCR. The fields in TCR are defined as shown in Table 8-3.




Figure 8-4: Timer-Control Register (TCR)

Timer-Status Register

The timer-status register (TSR) is a 32-bit register used to report status for the PPC405 timer events. Figure 8-5 shows the format of the TSR. The fields in TSR are defined as shown in Table 8-4.

