


Asynchronous Design Technique in Reverse → Analysis


Analysis Technique

- Reverse order for analysis
- Start with logic diagram
- Generate equations
- Put equations in K-Map (Final State Table)
- Determine stable, unstable states
- Generate State Diagram
- Determine behavior


SN74120 – Pulse Synchronizer




Cleaned Up Schematic



Start with Simplest Feedback



Now Work on Three Input NAND




$$\overline{CK} \bullet CON \bullet (\overline{CON} + \overline{F1})$$

$$\overline{CK} \bullet CON \bullet \overline{CON} + \overline{CK} \bullet CON \bullet \overline{F1}$$

$$\overline{CK} \bullet CON \bullet \overline{F1}$$

Now Work on Second Three Input NAND




$$\text{CON} \cdot (\overline{\text{CON}} + \overline{\text{F1}}) \cdot \text{F0}$$

$$\text{CON} \cdot \overline{\text{CON}} \cdot \text{F0} + \text{CON} \cdot \overline{\text{F1}} \cdot \text{F0}$$

$$\text{CON} \cdot \overline{\text{F1}} \cdot \text{F0}$$

And Finally, Generate Equations



From Equations – K-Maps

		CON				
		CK	00	01	11	10
F1	F0					
	00	0	0	0	0	
	01	0	1	1	0	
	11	0	1	1	1	
10	0	0	1	1		

F1

		CON				
		CK	00	01	11	10
F1	F0					
	00	0	0	0	1	
	01	0	1	1	1	
	11	0	1	1	0	
10	0	0	0	0		

F0

Put Maps Together for Final State Table

CON CK		00	01	11	10
F1	F0				
	00	00	00	00	01
	01	00	11	11	01
	11	00	11	11	10
	10	00	00	10	10

Identify States in Final State Table

CON CK		00	01	11	10
F1	F0				
	00	<u>00</u> ^A	<u>00</u> ^B	<u>00</u> ^C	01
	01	00	11	11	<u>01</u> ^D
	11	00	<u>11</u> ^F	<u>11</u> ^E	10
	10	00	00	<u>10</u> ^H	<u>10</u> ^G

Finish Table with Stable, Unstable States

		CON CK			
		00	01	11	10
F1	F0				
	00	A	B	C	D
	01	A		E	D
	11	A	F	E	G
	10	A	B	H	G

And Make State Diagram

