Name:

Mariano Valdez

Student Number:



Problem	Possible	Score
r four diffu l ure types c	15 md-214	15
2	20	(5
3	20	[9
4	15	12
5	20	14
6	15	10
Total	105	85

-			
1.	General	information	question:

a) What is the basic tenet of all store 1 program computers?

Fetch -> Decode -> Excecute /

b) Identify the four different types of instructions and give an example of each from the PowerPC instruction set.

Movement Program Control System Control
Stu

c) When a non-critical interrupt occurs, where is the return address for the system stored?

SERO/

d) We have used a mnemonic instruction lis to load the upper 16 bits of a register. What is the instruction that is actually invoked in order to do this work?

addis 10,0,00000

e) Assume that the 4 LEDs at the edge of the trainer board have been associated with the base address of 0x81410000. What value at what address is used to make sure the pins associated with the 4 LEDs are established as outputs?

0x0 -> 0x81410004-

f) Assume that register 9 contains 0x80001080. What address is accessed by the instruction 'lwz r8, 0x40 (r9)

0x 8000 1000

g) The PowerPC, like most other processors, has a dual mode of operation (privileged mode, user mode). What is the purpose of a dual mode system?

there is more security in privileged mode when exceptions occur nocesar shift to privileged mode

2. Subroutine question: A programmer wrote a small subroutine to wait for the PIS bit in the Timer-Status Register to be set; then to clear the bit, write 1's to the 4 LEDs (located at address 0x81400000) and return. This subroutine was used in a system that needed a timer, but without using the interrupt system. The programmer called this routine from a larger system handling routine. This code fragment is as follows:

outine.	Tills code	magment.	is as follows.			w4 -	0x814000	00
Addr	Bits		Instr					
						r8:	= 0 X 0 800	0000
	480000AD		bl subrth			2		
5058	60000000					ril	= 0 x 0 8 0 C	20000
5.00						, 100		
5100	3C808140	subrtn:	lis r x8140			11.	= 0×0800	000
5104	7D18F2A6	again:	mfspi / Om3d8 #	addr/number	of TSR			
5108	750B0800	13:1	andis 111, r8,0x0800			1-17	POXOCO	A an a P
510c	41820008	(bt, 2, colack			113	, - CACORCAGI	S C C T
5110	4BFFFFF4	70	baga n					
5114	3CE00800	goback:	lis 37,0x0800					
5118	7CF8F3A6		mtspr 0x318,r7					
511c	39A0000F		li r13,15			ο.	> 1011	
5120	91A40000		stw r13,0(r4)			15	7 1011	
5124	4E800020		blr			9	1001	
					115		1001	

representation for 16 of the registers. executing the instruction at 0x5054 the instruction at 0x5054)-like what fragment, and in those boxes place the correct value for the register.

This question deals with the registers used in the routine. Below is a before and after The before values are given (values of registers before If in the after values (values of registers after executing a u expect to happen if you put a breakpoint instruction at 0x5058. The PIT system is enabled and configured to reload from modulus latch, but cause no interrupts. Only mark in the After area those registers that have been changed by the above code


Be	fore	After		
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =	
r2 = 0x22222222	r3 = 0x33333333	12 =	r3 =	
r4 = 0x4444444	r5 = 0x5555555	x4 = '0x8140 0000 U	r5 =	
r6 = 0x66666666	r7 = 0x7777777	r6 = (1)	r7 = 0 x 0800 0000	
r8 = 0x88888888	r9 = 0x99999999	18 = 0× 9090 0000	r9 =	
r10 = 0xAAAAAAAA		r10 =	r11 = 0 x 0 800 0000 /	
r12 = 0xCCCCCCCC	r13 = 0xDDDDDDDDD	r12 =	r13 = 0 x 0000 000 F	
r14 = 0xEEEEEEEE	r15 = 0xFFFFFFFF	r14 =	r15 =	
lr = 0xABCDEF00	ctr = 0x00000000	== 0×00005058L	ctr =	
cr = 0xFFFFFFF	tsr = 0x9000000	cx =/ (3)	tsr =	

3. Data movement question: The first lab cratory explored moving information to and from memory with the load and store instructions. Below is a small code fragment, followed by a memory and register contents description. Identify the locations in memory and the registers that are changed by the code fragment, and give the updated values.

Addr BitPattern	Insruct	
2044 3D400001	, lis r10, 0 001	110 = 0 x 000 14560
2048 614A4560	ori r10, r10, 0x4560	il a collà anno
204c 816A0014	·lwz r11,0x 4(r10)	ril = CCODEEFF
2050 A1CA000A	, lhz r14, N A(r10)	r14 = 0x 0000 22 33
2054 89EA0017	/lbz r15 (r10)	, fero
2058 992A0033	stb r9, (43 (r10)	+15 = 0 × 0000 00 FF
205c B0EA0026	/sth r7,0x2((r10)	
2060 90AA0038	stw r5,038(r10)	
2064 60000000		

Before		After		
r0 = 0x00000000	rl = 0x11.00111	r0 =	r1 =	
r2 = 0x22222222	r3 = 0x33 = 333	r2 =	r3 =	
r4 = 0x44444444	r5 = 0x5! 35.555	14 =	r5 =	
r6 = 0x66666666	r7 = 0x7 77 777	1.6 =	r7 =	
r8 = 0x88888888	r9 = 0x9 13 309	18 =	x9 =	
r10 = 0xAAAAAAAA	r11 = 0x8 BB	= 0x 0001 4560 V	r11 = CCODEEFF	
r12 = 0xCCCCCCCC	r13 = 0xD000000D	112 =	r13 =	
r14 = 0xEEEEEEEE	.r15 = 0xFFPFFFF	114 = 0x0000 2237	£15 = 0 x 0000 00 FF	
LR = 0x00000000	CTR = 0x0000 000	LR =	CTR =	

Address	0	1	2.	3	4	
00014560	01	23	45.	56.	89.	
00014570	88	99	AA.	BB	(CC	DI
00014580						
00014590				99		



4. Coding question: In the space provide below write a code fragment that will create a loop (use

WINZ

the counter register to implement the Lop) the will start at address 0x00030400 and fill each word location with its addresses. Do is for 0 1 locations.

lis r2 x 200030400@1 H Set up pointer

ori v2 x 200030400@1 H Set up pointer

loop: stw r2 (4) # store address of mem in that location

addi v2 x 2 24 24 24 1000 in memory

addi v2 x 2 24 24 24 1000 in memory

+ branch unfil counter = 0

4. Coding question: In the space provided below write a code fragment that will create a loop (use

WINZ

the counter register to implement the Lop) the will start at address 0x00030400 and fill each word location with its addresses. Design of the state at address of the pointer oriving the state of the stat

branch unfil counter = 0

transmit interrupt not enabled, rece Since this question is about the UA

SET RBR OXI 1 set DLL OXIO li v3.0x

controller.

5. Interrupt question: This question has two parts, and deals only with the UART. The first part is setup/initialization, the second is standardate. In the space provided below, give instructions that will set up the 16550 UART to have a lead rate of 19,200 (pattern for divisor is 0x0145), printerport enabled, no parity, 7 data bits, and one stop bit. S + BASEADPR OX


> DORELA SCADFROR 4 patter for bit 7 of LCR # Fet Divisor Latch bit in LCR divisor for DLL = Storein DLM (MS18) A fatteen for 7 data bits none stop, no parit () Send to LCR

For the second part of this question, and code for an interrupt service routine that will echo any received character and reset appropriate UANT flags. Again, don't worry about the interrupt

mite is not empty stay in loop

Stur ver (1/20) (12) # seted char out to

- 6. Instruction coding question:
 - a) What is the instruction representably the lexal cimal value 0x3d234567.



b) Give the coding for the instructio



What address is the target of this branch?

c) Assume that a branch instruction a located at 0x10000 with the bit pattern 0x48001110.

0x 100000

4900110

00 100 0000 0000 0001 0001 000100