## EECE 238 Exam II

Name: Solutions

Problem 1 <u>30 /30</u>

Problem 2 <u>20 /20</u>

Problem 3 <u>10 /10</u>

Problem 4 15 /15

Problem 5 <u>25 /25</u>


Total: 100/100

Good Luck!

# Problem 1 (30 points total) Sequence Recognizer Design.

Design a digital circuit to recognize the occurrence of the input sequence 1011. The circuit will output a 1 when the previous inputs were 101 and the current input is 1. Note that since the output depends on the input (as well as the current state), you need a Mealy solution to this problem.


- 1 (a) (12 points) Derive the state transition diagram.
- 1 (b) (10 points) Derive the state table and Flip-Flop inputs for J-K Flip-Flops.
- 1 (c) (5 points) Use Karnaugh maps to minimize the equations for the Flip-Flop inputs, and the output.
- 1 (d) (3 points) Draw the final circuit.





JK FF excitation tablic: Recall


Oct)	Q(+1)	7	<u> </u>
0	0	0	×
0	1	1	X
1	0	X	1
1	)	×	٥

Copy" tables for k-maps:










Present 5	tate I	0	<u> </u>	
Q, Q 0	00	0	0	
$\alpha_i \alpha_{\sigma}$	01	0	0	í
	1.1	0	0	
	10	0	10	Į


Output = IQ,Q0



# Problem 2 (20 points total) Synchronous Counter Design.

Design a binary counter that counts through the prime numbers less than 10. This means that your counter is to count: 1, 2, 3, 5, 7 and then go back to 1. For your design, assume that there is no reset signal and you are thus forced to send any of the states 0, 4, 6 back to 1.

- 2 (a) (3 points) Draw the state transition diagram.
- 2 (b) (7 points) Derive the state table for implementing the counter using D Flip-Flops.
- 2 (c) (7 points) Use K-maps to minimize the inputs to the D Flip-Flops.
- 2 (d) (3 points) Indicate the final circuit.




2-1

(a)

2(0)

$$D_2 = Q_2 Q_1 Q_0 + Q_3 Q_1 Q_0$$

$$\overline{D_i} = \overline{Q_i} Q_0 + \overline{Q_i} Q_0$$



### Problem 3 (10 points total) Ripple Counting

Consider the 4-bit Ripple Counter shown below. Assume that:  $Q_0 = 1$ ,  $Q_1 = 0$ ,  $Q_2 = 1$ ,  $Q_3 = 0$ .

Clearly indicate how the states of  $Q_0$ ,  $Q_1$ ,  $Q_2$ ,  $Q_3$  change after 4 clock periods. 1st period, 2nd period 3rd periol 4th Peri Clock pulses clock  $O^o$ L O 0 0 Q2 1  $\bigcirc$ ١ Q30 Clear Logic 1 0 Notes: (1) changes occur only with falling edges. 2) All as oscillate: ... 0 > 1 > 0 > 1 > 0 (3) (a) Qo changes with the block, ripple
(b) Qo changes with to counting
(c) Qo changes with to Qo
(d) Qo changes with to Qo
(d) Qo changes with to Qo

## Problem 4 (15 points total) Even Parity Detector

Using T Flip-Flops, design an even parity detector that outputs a 1 after an even number of 1s have been received. Note that since the output does not depend on the current input, you will need a *Moore* solution to this problem.

4-(a) (3 points) Derive the state transition diagram.

4 (b) (3 points) Derive the state table and T Flip-Flop input(s)

4 (c) (3 points) Indicate the final Circuit.

4 (d) (3 points) Re-implement the Circuit using D Flip-Flop(s).


4 (e) (3 points) Re-implement the Circuit using JK Flip-Flop(s).

4(a) The hint given during the exam is that zero 1s is considered to be an even number of 1s.

Let the states be:

A: No or even 1s received

B: odd Is received.




4(6)

A: 0 } state assignment. Initially, apply
B: 1 } Flip-flop reset to start in A.

Present State	Next State I=0 I=1	T- FF Input I=0 I=1	Outpy
<b>A</b> : 0	A:0 B:1	10/1	1
B: 1	B:1 4:0	(0) (1)	0
	0s for no state change	is for changing	


Stater

4(0)



40) Copy Next-State part of table k-map:

Current \ Input D = OI + QI State Q : ⇒D=Q⊕I



4(e) Recall that J-K FF implements a T-FF

using J=K=T. From 4(c):

Input dock.

#### Problem 5 (25 points total) Serial Addition

Consider the Serial-Adder Circuit indicated below.


We want to use the adder to compute 1+2-4.

Note that the following parts are independent (except for the last part). Hence, if you do not know how to do a particular part, simply move to the next part.

For full credit, you must clearly indicate:

- (i) the values for all the inputs, and
- (ii) how the relevant registers A, B and the Carry are affected with respect to the clock. If the state of the registers or the Carry cannot be determined, simply mark them by X.
- **5(a)** (3 points) Initially, we do not know what value is stored in register A. Indicate how to initialize register A to zero.
- **5(b)** (7 points) Indicate how to (i) compute A = 0 + 1, assuming that A = 0, while at the same time, leave register B with the value: B = 2. How many clock cycles did it take to perform the addition?
- **5(c)** (6 points) Indicate how to compute (i) A = 1 + 2, while at the same time, leave register B with B = -4. Assume that register B contains B = 2 and register A contains A = 1. How many clock cycles did it take to perform the addition?
- 5 (d) (3 points) Indicate how to use the circuit to finish the computation and store the final result of 1+2-4 in A.
- $\S$ (e) (3 points) In general, suppose that we want to add N four-bit numbers (assuming that all the results will actually fit in our 4-bit register A without causing overflows). How many clock cycles would we need?
- **5(f) (3 points)** Suppose that only unsigned numbers are to be added. Can you think of a simple way to detect overflows?

Hint: what happens to the Carry bit?



- Ta) To make sure that Register A is set to 0, and stays that way:
  - 1. Apply Shift = 0 to avoid accumulating a sum in register A.
  - 2. Apply Pogic O to Reset of register A.
- 5(b) 1. Apply shift=0 to avoid shifts, addition into register A.
  - 2. Apply Reset = 0 for register B.
  - 3. Apply Reset = 0 for carry Flip-Flop.
  - 4. Apply shift=1 and apply (before rising edge of the clock), the 4 bits in 12: 1,0,0,0 to SI.
  - 5. Apply shift=1 and apply 0,1,0,0

    (2 in reverse) to SI.
    - 6. Apply shift=0 to stop the process.

					5-
shift	SI	B	A	Carry	
initially: 1	17	0000	0000	0	
After 4 1	05'	1000	0000		
After A		0100	0000	C	
After & L	0)	0010	C000		
After \$ 1	0)	0001	0000		
After & L	1 > 2	0000	1000		
After A 1	0	1000	0100		
After A 1		0100	0010		
Acter & D	1×	0010	000		
		0-2	1	.  =  to=	
Zero in .	this	B=2 L		<b>~</b> ( () - ,	
shift	inpui	t ignored			
stops everything		U T	otal =	8 clock	e yeles.
	,		,	- 55 a V	a here, it is

5(c) Eventhough it is not necessary here, it is always a good idea to clear the carry befany new addition: Reset = 0 to corry FF.

For -4, recall that the Full Adder will work with 2's compliment:

$$\Delta = (0100)_2$$
 $\frac{1011}{1100}$ 
 $\frac{1}{2}$  comp.

All we have to do is shift-in -d:

	10-1	_	2 L	1	*	
	Shift 1	57	13		Carry	
Initially	1	0	0010	0001	0	-
After A	1	0	0001	1000	0	
11-c A		1	0000	1100	0	
After 7			1000	0110	0	
- fer ?	_ 1	<u> </u>	1100	0011		
After A	0	$\times$	X	~ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		
	1	A 1				
	stop		0.		1-1-2-3	
	everything	1 1	put 15:	=-4	A=1+2=3	•
			s nored			
		,,	10166			
		T.L.1-	A clas	ex cycle	25.	

Total = 4 clock cycles

Note Shift Values change after A

5.(d) To finish the computation, shift four times (after resetting the carry):

5h	itt 1	SI	B	Α	Carry	
Initially	1	0	1100	0011	0	
	1		0110	1001	Ô	
y y	` \	0	0011	(100	0	
4/161 ,	1		0001	1110	O	
After A	O		0000		0	
HFIC.	0				+=-	
		1	I left	•		
After holding (not regd) shift=1 for A 1s, stop.						
		Ç	cucles	for ad	Ling setting	

5(e) It takes: 8 cycles for adding setting

A to the initial, first number.

After that, a new number gets added

every 4 cycles = (N+1)4 for N num

every 4 cycles = (N+1)4 for N num

5(1) In assigned arithmetic, Carry=1 at the end of an addition signifies an overflow