Name: Mariano Valdrez

Student Number: 100818865

			I	T			1	
Score	5	()	<i>b)</i>	7	μl	0/		58
Possible	15	20	20	15	20	15		105
Problem	1	2	3	4	5	9		Total

1. General information question:

a) What is the basic tenet of all stored program computers?

Fetch & Decole > Excecute /

b) Identify the four different types of instructions and give an example of each from the PowerPC instruction set.

Work Movement

Program Carked

System Catrol mtcv

c) When a non-critical interrupt occurs, where is the return address for the system stored?

NORO

d) We have used a mnemonic instruction 11s to load the upper 16 bits of a register. What is the instruction that is actually invoked in order to do this work?

addis) 10, 0, 0x0000

address of 0x81410000. What value at what address is used to make sure the pins associated e) Assume that the 4 LEDs at the edge of the trainer board have been associated with the base with the 4 LEDs are established as outputs?

,5000) +18 XO < mm 0X0

f) Assume that register 9 contains 0x80001080. What address is accessed by the instruction 'lwz r8, 0x40(r9)'?

0x 80001000/

g) The PowerPC, like most other processors, has a dual mode of operation (privileged mode, user mode). What is the purpose of a dual mode system?

when exceptions occur processor shift to privilege I mode There is more security in privileged mode

000000 = 0x 81400000 0x81400000) and return. This subroutine was used in a system that needed a timer, but without Timer-Status Register to be set; then to clear the bit, write 1's to the 4 LEDs (located at address using the interrupt system. The programmer called this routine from a larger system handling Subroutine question: A programmer wrote a small subroutine to wait for the PIS bit in the routine. This code fragment is as follows: 7

0 x 0 8 0 0 0 0 x 0 TIL DOKOGOOOO としているとのののののので 17 = 0 x 0 8 0 0 0 0 1001 110/ 1 (ያ ፈ addr/number of TSR rs,0x3d8 # r11,r8,0x0800 mfspr r8,0x3d8 mtspr 0x3d8,r7 lis r4,0x8140 lis r7,0x0800 stw r13,0(r4) bt 2, goback ... bl subrtn li r13,15 b again andis. subrtn: goback: again: 60000000 480000AD 3C808140 7D18F2A6 750B0800 3CE00800 60000000 41820008 4BFFFFF4 7CF8F3A6 39A0000F 91A40000 4E800020 5050 5058 5100 5104 5108 5054 510c 5110 5114 5118

interrupts. Only mark in the After area those registers that have been changed by the above code the instruction at 0x5054)-like what you expect to happen if you put a breakpoint instruction at 0x5058. The PIT system is enabled and configured to reload from modulus latch, but cause no executing the instruction at 0x5054); fill in the after values (values of registers after executing representation for 16 of the registers. The before values are given (values of registers before This question deals with the registers used in the routine. Below is a before and after fragment, and in those boxes place the correct value for the register.

00

After	r1 =	r3 =	r5 =	r7 = 0 x 0 800 6000	r9 =	r11 = 6x0 606 1000 /	r13 = 0 x 0000 000 F C	r15 =	ctr =	tsr =
A	r0 =	r2 =	r4 = 0x8140 0000 C	r6 = D	r8 = 0x 9090 0000	r10 =	r12 =	r14 =	1r = 0 x 0000 5058C	cr = / (2)
fore	r1 = 0x11111111	r3 = 0x33333333	r5 = 0x5555555	LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL	r9 = 0x99999999	r11 = 0xBBBBBBB	x13 = 0xDDDDDDDD	r15 = Oxererer	ctr = 0x00000000	tsr = 0x90000000
Before	r0 = 0x00000000	r2 = 0x22222222	r4 = 0x4444444	r6 = 0x6666666	r8 = 0x88888888	r10 = 0xAAAAAAA	r12 = 0xCCCCCCC	r14 = Oxereeree	lr = 0xABCDEF00	cr = 0xFFFFFF

memory and register contents description. Identify the locations in memory and the registers that memory with the load and store instructions. Below is a small code fragment, followed by a 3. Data movement question: The first laboratory explored moving information to and from are changed by the code fragment, and give the updated values.

* 15 . 0 × 0000 00 FF 0 x 0000 1 45 60 XXXX0000 X01 31 X とと言うのでいく 0 11 lis r10,0x0001 ori r10,r10,0x4560 lwz r11,0x124(r10) .lwz r11,0x1% (r10)
.lbz r14,0x0A(r10)
.lbz r15,0x17(r10)
.stb r9,0x33(r10)
.sth r7,0x26(r10)
.stw r5,0x38(r10) Insruction BitPattern 3D400001 614A4560 816A0014 A1CA000A 89EA0017 992A0033 B0EA0026 60000000 20044 2004C 20050 20054 20058 2005C 2005C Addr

						. \		١	
After	r1 =	r3 =	r5 =	r7 =	= 64	r10 = 0x000145600 r11 = CC DD FEFF	r13 =	r14 =0x0000 223 3 115 = 0 x 0000 00 15	CTR =
	= 0 <i>z</i>	r2 =	r4 =	r6 =	r8 =	r10 = 0x 0001 4560	r12 =	r14 = 0x0000 223 3	LR =
Before	r1 = 0x11111111	r3 = 0x33333333	r5 = 0x5555555	r7 = 0x77777777	r9 = 0x99999999	r11 = 0XBBBBBBB	$r13 = 0 \times DDDDDDDD$	r15 = OXFFFFFFF	CTR = 0x00000000
	r0 = 0x000000000	r2 = 0x22222222	r4 = 0x4444444	r6 = 0x66666666	r8 = 0x88888888	r10 = 0xAAAAAAA	r12 = 0xccccccc	r14 = 0xEEEEEEE	$LR = 0 \times 000000000$

	_		r		_	1
i.	i.g.	77.	19			
	126	99	18			
0	/04 ***	55	17			
کی	AV G	44	16			7
43	41	333	15	/	4	
Z.	ő	622	14		**	
	th.	11	13	-	VV	
	CHI	00	12	1	ヤヤノ	
	£	EF	(国)	1		
	77	CD.	五王	L, &		
	5	AB.	DD			
	4	68	22			
,	m	. 95	BB		65	1
	2	45.	AA.			
	,	23	.66			
	0	0.1	88			
	Address	00014560	00014570	00014580	00014590	

4. Coding question: In the space provided below, write a code fragment that will create a loop (use the counter register to implement the loop) that will start at address 0x00030400 and fill each

3 # set up pointe word location with its addresses. Do this fok 10000 locations.

Ois ra oxobobsource of # set we orive, ra oxobobsource of # set we watch ox 3 E & 1/2 # 1000 the decimals.

Ħ 560 KZ, O(KZ)

addi raird

store address of men in that location
increment address/data

branch until counter = 0

setup/initialization, the second is steady state. In the space provided below, give instructions that 5. Interrupt question: This question has two parts, and deals only with the UART. The first part is transmit interrupt not enabled, receive interrupt enabled, no parity, 7 data bits, and one stop bit. will set up the 16550 UART to have a baud rate of 19,200 (pattern for divisor is 0x0145), Since this question is about the UART only, don't worry about the interrupt controller.

TER get tack stop, no ferrity # set Divisor Latch wit in CCR pateu for bit 7 of LCR Jata Sits your the divisor for DLA 510 send to 1ch store on BASER DPRO 84SE ADDR® 1 r3, LCR (ra) ry, OLMCV2) (ことがたい、アム LCR (172) \$001 X0 OX 1000 0 × 1000 SOX SO (1X 40 0 × 0 24 XO x 3, x 2 74 SET LCR 770 set DLM 4 タナム ふずん · sef بم --

For the second part of this question, give code for an interrupt service routine that will echo any received character and reset appropriate UART flags. Again, don't worry about the interrupt controller.

FEMT) Oit compare LSR


V.S, axlowo (12)

3+5

- 6. Instruction coding question:
- a) What is the instruction represented by the hexadecimal value 0x3d234567.



b) Give the coding for the instruction 'addo. 13, 14, 15'.



c) Assume that a branch instruction is located at 0x10000 with the bit pattern 0x48001110. What address is the target of this branch?

