$$\chi_{\lambda} \chi \chi \chi \qquad \chi \chi \chi \chi \qquad \chi \chi \chi \chi \chi$$

1. Information representation. We gotta have some question about number representation. Consider number system(s) that contain 12 bits, with the radix point just to the right of the MSB. For that arrangement of bits, fill in the missing elements of the following table. (Remember that maximum is right-most on the number line; minimum is left-most on the number line.)

-6 -4	
-1	
1/2 1/64 /16	
32 + 64 + 64	
132+ 32+ 32+ 32+ 32+ 32+ 32+ 32+ 32+ 32+	32
32+1/2+1/8+1	16
	- 1

Unsigned binary pattern	Twos-complement pattern	
	1,000 0000 0000	
0,000 0000 0000 /		
0100 1010 0000 ~	0,100 1010 0000	
N/A	1 010 0100 0000 L	
1 101 1000 0000	N/A 100101000000	
N/A notyune		
	0,000 0000 0000 / 0,000 1010 0000 / N/A	

0,101 1100 0000

2. General information question:

The 16 + 1/6 = 12 + 18 + 1/6

a) Where is the return address stored on a go-to-subroutine instruction?

b) Give a sequence of instructions (only 2 needed) that will set up the system to expect the interrupt table to be found at the third legal location for the table. That is, what is the third legal location for the interrupt table, and how do you set it up? 

3RD LEGAC VALUE = OX OOOZ DOOO

c) We have programmed the system recognizing that the Interrupt Controller directs the hardware to utilize the instructions found at 0x0500. If we had enough interrupts to utilize the full capabilities of the module, how many different interrupt sources could be handled by the Interrupt Controller? (Hint: it is more than the four modules we have dealt with this semester.)

I BELIEVE WE COULD STORE A FULL WORD TO THE IER

d) Assume R14 contains the value 0x00100000. Consider the instruction stw r13, <offset>(r14). What is the address of the word which is located as far away as possible – to higher addresses – that can be accessed by this instruction?

d is A 16 B21 FIELD

Oxoolo FFF

e) How many different periods are available via the Fixed Interval Timer?

0 X 00 10 7 FFC

4

3. Interrupt Controller Question: In the table below – which shows registers in the interrupt controller - identify the registers that need to be initialized, and give values for each. In this interrupt system, there are four interrupt sources, starting in the least significant bit position, and all are to be enabled. Also, the software activation of interrupts is not to be utilized. Assume that you want to assert the appropriate bits to reset any flags that may have remained from an earlier program.

Addr Offset	Register	Bit Pattern	
0x00	ISR		
0x04	IPR		
0x08	IER	0x 000 F)	
0x0C	IAR		oxOF
0x1C	MER	OX 0003	

Now, in the space provided below, give instructions that will establish the bit patterns given above as well as to a)set the EVPR to zero and b)set up any enabling activity needed to allow interrupts to occur. Assume that the interrupt controller has been located at address 0x82340000.

4. ISR question: For system of problem three (Interrupt Controller, 4 bits ...) create an Interrupt Service Routine for the following situation. Timer Module is hooked to the most significant bit of the four identified in the question. When the timer service is requested, reset the appropriate flags, in the appropriate order, increment the value in R23 and send to the LEDs. The Interrupt controller address is identified in Problem 3. The Timer Module is located at 0x82440000, and the LED interface GPIO is located at 0x82560000. Do not worry about register volatility.

185 19, 0x 8234 # POZNTER TO INTC 185 720, 6x8244 # POZNTER TO TIMER OC 185 721, 0x 8256 # POZNTER TO LEOS IWZ 18, 0 (119) # DOWN LO AD STATUS REG and: 18, 18, 8 # CHECK FOR timer INT bt Z, AROUND # BREAKH IF NOT TIMER 11 (18, 061000 # LOAD TO CLEAR IAR SEW 18, 0x 0c (119) # CLEAR TAR add: r23, 123, 1 # ADDI +0 LEOS Clear Flag IN TIMER SEW 123, 0(121) # STORE TO LEOS

SEND OX 102

TO TIMER TO

CLEAR FLAG

I ASSUMED THAT THE TIMER WAS SET UP USTNG BIT PATTERNS


OXZFG Followed by OX ZOG. THIS WILL ENABLE INTERUPTS AND


Sent TO
TLSRO

AUTO RELOAD SO NO WORK NEEDED IN ISR

but read to durn flag.

5. Data structure question. The recursive definition of the Fibonacci sequence is: F(n) = F(n-1) + F(n-2), with F(0) = 0 and F(1) = 1. Give code for a subroutine that implements this sequence. Use a stack mechanism to implement the recursion.





NUM: 1: rs, 4

SUBST r6, r5 12 # GET OFFSET N-1

[WZX r7, r24, r6 # load n-1

SUBST r6, rs, r6 # GET OFFSET N-2

[WZX r8, rzz, r6 # load n-2

Add r7, r7, r8 # F(n)= f(n-1) + F(n-2)

Stux r7, rzz, r2 # STORE VALUE

add: rz, rz, 4 # INC OFFSET

b SEQ

done: 1: 130, 0(131) # load link res

mtlr 130 # move to link res

blr # b link res

248


34

68 69


16 17

6. Instruction coding question:

a) What instruction is represented in hexadecimal as: 0x7FD9E114?




b) Give the coding for the instruction 'andis. r2,r3,0x78AB'. Remember that on logical instructions, register order is reversed in bit pattern.





c) Wat instruction, located at address 0x4444, is represented by 0x4811EDCC?



0x047B73

OX 4CFB7

THIS IS A BRANCH.

INSTRUCTION THAT WHEN

ACCESSED AT OX4444

WILL BRANCH TO OX4C FB7