

1. Information representation question: (you knew there was gonna be one of these!) Consider a system that uses **12 bits**, with the radix point right in the middle. (That is, $p=6$.) Fill in the missing elements of the following table.

Number	Bit Pattern	Value of Representation
Value of this bit pattern; two's complement	101100.100100	-19.4375 ✓
Value of this bit pattern; unsigned binary	101100.100100	44.5625 ✓
Generate bit pattern for: two's complement	101110.110000	-17 $\frac{1}{4}$
Value of this bit pattern: bit two's complement	111000.110100	-7.1875 ✓
Value of this bit pattern; unsigned binary	101010.101010	42.65625 ✓

$$\begin{array}{r}
 101100.100100 \\
 010011 \quad 011011 \\
 \hline
 1
 \end{array}$$

$$\begin{array}{r}
 5 \quad 4 \quad 3 \quad 2 \quad 1 \quad 0 \quad -1 \quad -2 \quad -3 \quad -4 \\
 1 \quad 0 \quad 1 \quad 1 \quad 0 \quad 0 \quad . \quad 1 \quad 0 \quad 0 \quad 1 \quad 0 \quad 0 \\
 \hline
 44.5625
 \end{array}$$

$$\begin{array}{r}
 101100.100100 \\
 010011 \quad 011011 \\
 \hline
 1
 \end{array}$$

4375

$$\begin{array}{r}
 -17.25 \quad .25 \cdot 2 = 0.50 \\
 \quad \quad \quad .50 \cdot 2 = 1.0
 \end{array}$$

$$\begin{array}{r}
 111000.110100 \\
 000111.001011 \\
 \hline
 000111.001011
 \end{array}$$

$2^2 + 2^1 + 2^0$ $2^{-3} + 2^{-4}$
 -7.1875

$$\begin{array}{r}
 010001.010000 \\
 101110.101111 \\
 \hline
 101110.101111
 \end{array}$$

$$\begin{array}{r}
 4 \quad 3 \quad 2 \quad 1 \quad 0 \quad -1 \quad -2 \quad -3 \quad -4 \\
 1 \quad 0 \quad 1 \quad 0 \quad . \quad 1 \quad 0 \quad 1 \quad 0 \quad 1 \quad 0 \\
 \hline
 2^5 + 2^2 \quad 2^{-1} + 2^{-3} + 2^{-5} \\
 65.625
 \end{array}$$

2. General information question:

- a) What is the basic fundamental principle on which all stored program computers are based?

Fetch Decode Execute

- b) How is the concept of Memory Mapped I/O demonstrated in the PowerPC architecture?

It makes I/O look like memory so writing/reading values to the memory location where the I/O is located will read/write the output of the I/O like the LEDs in Lab, you write to their memory location, the LEDs will light up

- c) What instructions in the PowerPC move multiple register values to and from memory?

Stmw → store multiple words

Lmw → load multiple words

- d) George is building a vector table for use with the PowerPC. His table starts at location 0x00190000. An Interrupt Service Routine (ISR) has been created to handle privilege violations, and this routine is smaller than 0x100 bytes. At what address should this ISR be located? (Or, at what address should the jump-to-the-ISR instruction be located? Same answer.) Privilege violations occur at 0x700 offset the EUPR

start

0x00190700

- e) List the four instruction types and give an example of each from the PowerPC instruction set.

work → add r1, r2, r3

movement → stw r1, 0(r2)

program ctrl → branch = b loop

system ctrl → interrupts → rfi

- f) System mode/user mode question 1: Why does the PowerPC have both a user mode and a system mode? That is, what is the reason for having a dual mode of operation?

For protection reasons

- g) System mode/user mode question 2: How does the system enter user mode? That is, what instruction activity/register activity results in the system entering user mode?

set the PR bit in the MSR

li r1, 0x00010000
mtspr msr, r1

- h) Assume that the GPIO module for interacting with the push buttons is accesses address 0x81490000. Give the 4 instruction sequence needed to read the values of the buttons into R11.

lis r1, 0x81490000@h

loop: lwz r11, 0(r1)

b loop:

This is all I did in the lab, it was  for me but its less than 4 instructions

need 2 more to set direction

(1)

3. Instruction execution question 1: The following routine has created by a user for some strange manipulations on data. Hence, there appears to the observer some un-explainable operations (in other words, don't try to make sense out of what this routine does...) The routine "SUBR" is called in the code below, and the purpose of this question is to determine the final value of the registers *after* the code fragment executes. When the program activity is at the location indicated "before", a snapshot of the registers is given in the "Before" area of the table. Please indicate in the "After" area of the table the register contents when "after" is reached after execution of the subroutine (remember to enter values only for those registers that have changed). *Note that only half of the PowerPC registers are shown; the instructions do not touch the other registers.*

Addr Bits Instruction
 10024 60000000 before: nop
 10028 48000305 bl QUES3
 1002C 60000000 after: nop

1F = 16 + 15 = 31

1032c 3D401234 QUES3: lis r10,0x1234
 10330 614A5678 ori r10,r10,0x5678
 10334 39C00020 li r14,0x20
 10338 7DC903A6 mtctr r14
 1033c 7CADFE70 over: srawi r13,r5,0x1f
 10340 4200FFFF bdnz over
 10344 7022FFFF otra: andi. r2,r1,0xffff
 10348 4182FFFF beq 0,otra
 1034c 7CC74B78 or r7,r6,r9
 10350 7D086038 and r8,r8,r12
 10354 61691221 ori r9,r11,0x1221
 10358 4E800020 blr

Srawi

r13, r5, 0x1f

55555555

0101 0101 0101 0101 0101 0101 0101 0101

00000001

Before		After	
r0 = 0x00000000	r1 = 0x11111111	r0 = <u>0</u>	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 = <u>0x11111111</u>	r3 =
r4 = 0x44444444	r5 = 0x55555555	r4 =	r5 =
r6 = 0x66666666	r7 = 0x77777777	r6 =	r7 = <u>0xffffffff</u>
r8 = 0x88888888	r9 = 0x99999999	r8 = <u>0x88888888</u>	r9 = <u>0x88888888</u>
r10 = 0xAAAAAAAA	r11 = 0xBBBBBBBB	r10 = <u>0x12345678</u>	r11 =
r12 = 0xCCCCCCCC	r13 = 0xDDDDDDDD	r12 =	r13 = <u>0x00000001</u>
r14 = 0xEEEEEEEE	r15 = 0xFFFFFFFF	r14 = <u>0x00000020</u>	r15 =
LR →	0x00000000	LR →	<u>0x1002c</u>
CTR →	0x00000000	CTR →	<u>0</u>

B2 15

0001 0001
1111 1111

C = 12 = 1100

66666666

(R?)

1011 1011 1011 1011
0001 0010 0010 0001
1011 1011 1011 1011
B

6 0110
9 1001
1111 = 9

1000
1100
1000 = 8

4. Instruction execution question 2: Consider the code segment below. As in the previous question, this question basically is to determine the work done by the instructions, and to modify the registers and the memory segment shown below to reflect the instructions shown. And, once again, don't try to attach any meaning to the work done. And, once again, only half the registers are shown.

```

6788 3DC00005 before: lis r14,0x0005
678c 61CE0400      ori r14,r14,0x0400
6790 89EE0016      lbz r15,0x16(r14)
6794 7C855214      add r4,r5,r10
6798 7D495B78      or r9,r10,r11
679c 806E001C      lwz r3,0x1c(r14)
67a0 912E002C      stw r9,0x2c(r14)
67a4 990E0032      stb r8,0x32(r14)
67a8 7C4033B8      nand r0,r2,r6

```

```

00050000
+ 00000400
-----
00050400

```



Before		After	
r0 = 0x00000000	r1 = 0x11111111	r0 = 0xdddddddd	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 = 0x54321065
r4 = 0x44444444	r5 = 0x55555555	r4 = 0xffffffff	r5 =
r6 = 0x66666666	r7 = 0x77777777	r6 =	r7 =
r8 = 0x88888888	r9 = 0x99999999	r8 =	r9 = 0x88888888
r10 = 0xAAAAAAAA	r11 = 0xBBBBBBBB	r10 =	r11 =
r12 = 0xCCCCCCCC	r13 = 0xDDDDDDDD	r12 =	r13 =
r14 = 0xEEEEEEEE	r15 = 0xFFFFFFFF	r14 = 0x00050400	r15 = 0x00000000

005040
050410
050420
050430

Address	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
40000400	11	22	33	44	55	66	77	88	99	AA	BB	CC	DD	EE	FF	01
40000410	23	45	67	89	AB	CD	EF	FE	DC	BA	98	76	54	32	10	65
40000420													B9	88	77	66
40000430			88													

0x55555555
0xAAAAAAAA

A = 1010

B = 1011

D = 1011

2 = 0010

6 = 0110

8 = 0010

AB = 1101

D

5. Interrupt question #1: This question deals with setting up I/O modules and interrupts. In the space below provide the code to configure the ML403 sort-of like we had it in the laboratory, but fixed so that the only active interrupt is from the UART. So, order things appear in registers is UART - Push Buttons - Timer 1 - Timer 2. UART to be set up for receive interrupt only, Baud Rate of 19,200 (divisor value: 0x145), located at address 0x83e00000. LEDs at 0x82600000 (4 bits), LEDs at 0x82610000 (32 bits), LEDs at 0x82620000 (32 bits), LEDs at 0x82630000 (5 bits), push buttons at 0x82640000 (5 bits), don't include instructions for the LCD, timer 1, or timer 2, do include instructions to configure interrupt controller at 0x83800000. Interrupt table lives at 0x20000000.

```

.set LCR, 0x100c    ; s r10, 0x83e00000@h # UART
.set DLM, 0x1004    ; r11, 0x80          # Set LCR/701
.set DLL, 0x1000     stw r11, LCR(r10)    # Set LCR/701
.set IER, 0x1004     li r12, 0x01        # Load Divisor latch MSP
.set LED1, 0x82630000 stw r12, DLM(r10)   # Store Divisor Latch MSP
.set LED2, 0x82620000 li r13, 0x45      # Load Divisor Latch LSB
.set LED3, 0x82610000 stw r13, DLL(r10)  # Store Divisor Latch LSB
.set LED4, 0x82600000 li r14, 0x08      # Enable UART Interrupts
.set ISR, 0x0        stw r14, IER(r10)   # enable parity, 2 stop bits 8 bits/char
.set IAR, 0x08       li r11, 0x07c     stw r11, LCR(r10)
.set MER, 0x0c       lis r15, 0x2000    # EUPR address
                    mteupr r15
                    lis r16, 0x8380    # interrupt ctrlr
                    li r17, 0x8
                    stw r17, ISR(r16)   # Set ISR what about IER
                    stw r17, IAR(r16)  # Set IAR
                    li r18, 0x013
                    stw r18, MER(r16)
                    li r19, 0
                    lis r20, LED1@h
                    stw r19, 4(r20)
                    lis r21, LED2@h
                    stw r19, 4(r21)
                    lis r22, LED3@h
                    stw r19, 4(r22)
                    lis r23, LED4@h
                    stw r19, 4(r23)
                    wteei |
                    # enable interrupts

```

Handwritten notes:

- # Set LCR/701* (next to `li r11, 0x80`)
- # Set LCR/701* (next to `stw r11, LCR(r10)`)
- # Load Divisor latch MSP* (next to `li r12, 0x01`)
- # Store Divisor Latch MSP* (next to `stw r12, DLM(r10)`)
- # Load Divisor Latch LSB* (next to `li r13, 0x45`)
- # Store Divisor Latch LSB* (next to `stw r13, DLL(r10)`)
- # Enable UART Interrupts* (next to `li r14, 0x08`)
- # enable parity, 2 stop bits 8 bits/char* (next to `stw r14, IER(r10)`)
- # EUPR address* (next to `lis r15, 0x2000`)
- # interrupt ctrlr* (next to `lis r16, 0x8380`)
- # Set ISR what about IER* (next to `stw r17, ISR(r16)`)
- # Set IAR* (next to `stw r17, IAR(r16)`)
- # set LEDs as outputs* (next to LED initialization code)
- # enable interrupts* (at the bottom)

6. Interrupt question #2. This question deals with the steady state activities associated with interrupt set up in Question 5. On this page, give the code for the Interrupt Service Routine for the UART, since we don't have the interrupts turned on for switches or timers. So, include here the code needed to implement a receive-the-character routine with the UART. When received-new-character is detected – the interrupt condition – take the appropriate steps – in code – to place the character in the mailbox located at 0xffff2200. Be sure to reset any flags that need to be reset, etc.

1100

```


.set RBR, 0x1000
.set LSR, 0x1014
.set IAR, 0xc

    lis r1, 0x8380 # Interrupt control
    lis r2, 0x83e0 # UART
    ori r2, r2, 0x5000 # 20000
    org 0x5000

    lwz r10, RBR(r2) # load character from buffer
    li r11, 0x60 # clear set Line status register
    stw r11, LSR(r2)
    li r12, 0x8 # clear Interrupt Available
    stw r12, IAR(r1)
    lis r13, 0xffff2200@h # load mailbox location
    ori r13, r13, 0xffff2200@l
    stw r10, 0(r13) # store received int mailbox
    rfi
  
```

THIS would be set up before ISR
no set up in ISR

7. In the space provided below, provide two sets of instructions, one for the "push" operation and one for the "pop" operation. Assume that R1 is the stack pointer, and it is currently pointed at the top-of-stack. The operation to perform in this case is a call-to-subroutine operation that uses the stack to do both parameter passing and subroutine linkage. The parameter passing is accomplished by pushing registers R24-R31 onto the stack, then pushing the current return address. The pop is the reverse of these operations. On the left side below, put instructions to implement the "push"; on the right side, put instructions to implement the corresponding "pop" operation. That is, put instructions to push or pop the various registers with the required operations on the stack, and also adjust the stack pointer appropriately. Remember that stacks grow toward lower addresses.



$$7.4 = 28$$

Store r24
to r30
into memory

-32
 stmw r24, 0(r1) *don't destroy*
 mflr r2 *-36*
 stw r2, 32(r1) *cannot*
 addi r1, r1, -36 *val*

~~addi r1, r1, +36~~ *don't*
 lwz r2, 32(r1)
 mtlr r2,
 lmw r24, 0(r1)

6	24
4	25
8	26
12	27
16	28
20	29
24	30
28	31

8. Instruction coding question:

- a) What is the instruction represented by the bit pattern 0x7D4BB915?

0111 1101 0100 1011 1011 1001 0001 0101
 31 10 11 23 134

addc. r10, r11, r23

- b) What is the instruction represented by the bit pattern 8C9F7788.

1000 1100 1001 1111 0111 0111 1000 1000
 35 4 31

lbzu r4, r31, 0x7788

7788(R31)

- c) Give the coding for the instruction andc. R8, r9, r10

~~0111 0100 0100 0101 1111 0000~~
 0111 0100 0100 0101 1111 0000
 7 D 2 8 5 0 7 9
 0x7D285679