12

1. Information representation question: (you knew there was gonna be one of these!) Consider a system that uses 12 bits, with the radix point right in the middle. (That is, p=6.) Fill in the missing elements of the following table.

Number	Bit Pattern	Value of Representation		
Value of this bit pattern; two,'s complement	101100.100100	-19.4375/		
Value of this bit pattern; unsigned binary	101100.100100	44.5625		
Generate bit pattern for: two's complement	101110,110000	-17 1/4		
Value of this bit pattern: bit two's complement	111000.110100	- 7.1875		
Value of this bit pattern; unsigned binary	101010.101010	42.65625		

101100,100100 010011 01101+

4375

111000 000111 22+2'+20 2-3+2-4

-7.1875

,25.2:0.50 -50.22 1.0

44.5625

010001,010000 101110 101111

Student 11

2. General information question:

a) What is the basic fundamental principle on which all stored program computers are based?

Fetch Decode Execute

b) How is the concept of Memory Mapped I/O demonstrated in the PowerPC architecture?

It nakes I/O look like menory so writing/ values to the nevery location where the I/O is located will read write the output of the I/O c) What instructions in the PowerPC move multiple register values to and from memory?

Staw astore rultiple words Inwoload multiple words

d) George is building a vector table for use with the PowerPC. His table starts at location 0x00190000. An Interrupt Service Routine (ISR) has been created to handle privilege violations, and this routine is smaller than 0x100 bytes. At what address should this ISR be located? (Or, at what address should the jump-to-the-ISR instruction be located? Same Privilege violations occur at 0x760 effect the EUPR

0x60190700

e) List the four instruction types and give an example of each from the PowerPC instruction set.

work -> add r1, r2, r3 program ctrl - branch = b 100p System etal - interrupt sarti

f) System mode/user mode question 1: Why does the PowerPC have both a user mode and a system mode? That is, what is the reason for having a dual mode of operation?

For protection reasons

g) System mode/user mode question2: How does the system enter user mode? That is, what instruction activity/register activity results in the system entering user mode?


set the PR bit in the MSR 1: 01, 0 x 0001 0000 mtspr msr, 1

h) Assume that the GPIO module for interacting with the push buttons is accesses ad address 0x81490000. Give the 4 instruction sequence needed to read the values of the buttons into R11.

0x81490000@h 1006: M5 LX O(L1)

# This is all I did in the
(ab, it works for me but its
less than 4 instructions

need 2 more to set derector




3. Instruction execution question 1: The following routine has created by a user for some strange manipulations on data. Hence, there appears to the observer some un-explainable operations (in other words, don't try to make sense out of what this routine does...) The routine "SUBR" is called in the code below, and the purpose of this question is to determine the final value of the registers after the code fragment executes. When the program activity is at the location indicated "before", a snapshot of the registers is given in the "Before" area of the table. Please indicate in the "After" area of the table the register contents when "after" is reached after execution of the subroutine (remember to enter values only for those registers that have changed). Note that only half of the PowerPC registers are shown; the instructions do not touch the other registers.

```
Addr
          Bits
                       Instruction
                                                                 1F= 16+15=31
10024 60000000
                 before: nop
                         bl QUES3
10028 48000305
1002C 60000000
                 after: nop
                                                   Sr awi
1032c 3D401234
                 QUES3: lis r10,0x1234
                                                             13, 15, 0x 17
10330 614A5678
                         ori r10, r10, 0x5678
                       · li r14,0x20
10334 39C00020
10338 7DC903A6
                         mtctr r14
                                                                     55555555
1033c 7CADFE70
                          srawi r13, r5, 0x1f
                 over:
10340 4200FFFC
                         bdnz over
                                                0101
                         andi. r2,r1,0xffff
10344 7022FFFF
                 otra:
10348 4182FFFC
                         beq 0,otra
1034c 7CC74B78
                         or r7, r6, r9
                          and r8, r8, r12
10350 7D086038
10354 61691221
                         ori r9, r11, 0x1221
10358 4E800020
                         blr
                  Before
                                                            After
 r0 = 0x00000000
                      r1 = 0x11111111
                                                               r1 =
 r2 = 0x22222222
                      r3 = 0x333333333
                                                               r3 =
 r4 = 0x44444444
                      x5 = 0x55555555
                                          r4 =
                                                               r7 = 0x fffffff
 r6 = 0x66666666
                      r7 = 0x77777777
                                          r6 =
 r8 = 0x88888888
                                          18 = 0x 8888888 K
                      r9 = 0x999999999
                                                                  = OX B BBBBBBB
 r10 = 0xAAAAAAAA
                      r11 = 0xBBBBBBBB
                                          r10 = 0x 12345678
                                                               r11 =
                      r13 = 0 \times DDDDDDDD
                                          r12 =
 r12 = 0xCCCCCCC
                                                               r13 =0000000000
 r14 = 0xEEEEEEEE
                      r15 = 0xFFFFFFFF
                                                               r15 =
                                          r14 = 6 000000000000
                          0x00000000
               LR -
                                                        LR -
                                                                 0 x 1002C
              CTR >
                          0x00000000
                                                       CTR -
```

B2 11

C= 12 = 1100 0001 1/10/ 11 0001 1111 1111 (R) 66666666 1011 1011 1011 0110 0001 0010 0010 0001 1000 9 1001 1011 1011 1011 1911 1100 1111- 9 1000=8

4. Instruction execution question 2: Consider the code segment below. As in the previous question, this question basically is to determine the work done by the instructions, and to modify the registers and the memory segment shown below to reflect the instructions shown. And, once again, don't try to attach any meaning to the work done. And, once again, only half the registers are shown.



1 - 7		Be	fore		After						
r0	=	0x00000000	r1 . =	0x11111111	ro = ox dddddddd	r1 =					
r2	=	0x2222222	r3 =	0x33333333	r2 =	r3 = 0x54321065					
r4	=	0x4444444	r5 =	0x5555555	r4 = 0xfffffff/	r5 =					
r6	=	0x66666666	r7 =	0x77777777	r6 =	r7 =					
r8	=	0x88888888	r9 =	0x99999999	r8 =	r9 = Ox BEBBBBBB					
r10	=	0xAAAAAAA	r11 =	0xBBBBBBBB	r10 =	r11 =					
r12	=	0xCCCCCCC	r13 =	0xDDDDDDDD	r12 =	r13 =					
r14	=	0xEEEEEEE	r15 =	Oxfffffff	r14 =0x0005 0400/	r15 = 0 x000000000					

	Address	0	1	2	3	4	5	0	7	8	1	A	B	C	Di	E	F
005040	40000400	11	22	33 -	44	55	66	77	88	99	AA	BB	CC	DD	EE	FF	01
050410	40000410	23	45	67	89	AB	(CD)	EF	FE	DC	BA	98	76	<b>C54</b>	32	10	657
050420	40000420												. (	1393	33	38	575
250430	40000430			88	-	17 J.											

5. Interrupt question #1: This question deals with setting up I/O modules and interrupts. In the space below provide the code to configure the ML403 sort-of like we had it in the laboratory, but fixed so that the only active interrupt is from the UART. So, order things appear in registers is UART – Push Buttons – Timer 1 – Timer 2. UART to be set up for receive interrupt only, Baud Rate of 19,200 (divider value: 0x145), located at address 0x83e00000. LEDs at 0x82600000 (4 bits), LEDs at 0x82610000 (32 bits), LEDs at 0x82630000 (5 bits), push buttons at 0x82640000 (5 bits), don't include instructions for the LCD, timer 1, or timer 2, do include instructions to configure interrupt controller at 0x83800000. Interrupt table lives at 0x200000000.

, set LCR, 0x100c 1; 5 r 10, 0 x 83 e 000 00@4 # WART . Set DLL, 0x1004 1; r11, 0x80 #Set LCR/401
. Set JER, 0x1004 Stw r11) LCR(r10) # Set LCR/401 set IER, 0x 1004

set IER, 0x 1004

set LEDI, 0x 8263000 Stw -12, DLM (r10)

set LEDZ, 0x 8262000 Stw -13, DLM (r10)

the store pluser later 158

the Lewis Divisor Later 158

the Lewis Divisor Later 158

the Lewis Divisor Later 158 # Load Divisor latch MSB , set LED3, 0x8261000 11 13, 0x45 Set LEDY, 0x82600000 Stw r13, DLL(rlo) # Store DIVISO/ Later 650 15et TSR, 0x0 Stw r14, 0x08

15et TAR, 0x08

1 r11, 0x07

1 Set MER, 0x00

Stw r17, LCR(r10) # enable parity 7 stop bits 8 bit s/cher lis 150x2000 - # EUPP address mt eupr 15 lis ri6, 6x8380 # interrupt ctrler 1: 17,0x8 Stw ri7, ISP (16) \$ # Stet ISR what about IER Stw 117, IAR (516) # Set IAR 1: 118, 0801)3 8+w 116, MER (116) 1; 190 lis rao, LEDI@h Stw 119,4(120) # Set LE As es outpn' lis r21, LEDZ@h Stw 119,4(121) 115 122, LED3@4 Stw 117, 4(122) 115 123, LED4@h Henable Interrupt.s (witeei)

# Store recised int mboy

6. Interrupt question #2. This question deals with the steady state activities associated with interrupt set up in Question 5. On this page, give the code for the Interrupt Service Routine for the UART, since we don't have the interrupts turned on for switches or timers. So, include here the code needed to implement a receive-the-character routine with the UART. When received-new-character is detected – the interrupt condition – take the appropriate steps – in code – to place the character in the mailbox located at 0xffff2200. Be sure to reset any flags that need to be reset, etc.

is detected—the interrupt condition—take the appropriate step the mailbox located at 0xffff2200. Be sure to reset any flags that need to be reset, etc.

| 1, s r 1, 0x 8380 # Intorrupt ctrler 7 7015 would be set up lefore ISR
| 1, set LSR, 0x 1014 | 15 r 2, 0x 83 eD # UHRT | Set up lefore ISR
| 1, set LSR, 0x 1014 | 15 r 2, 0x 83 eD # UHRT | Set up lefore ISR
| 1, set LSR, 0x 1014 | 15 r 2, 0x 83 eD # UHRT | Set up lefore ISR
| 1, set LSR, 0x 1014 | 15 r 2, 0x 83 eD # UHRT | Set up lefore ISR
| 1, se

Sta (NO), O(113),

7. In the space provided below, provide two sets of instructions, one for the "push" operation and one for the "pop" operation. Assume that R1 is the stack pointer, and it is currently pointed at the top-of-stack. The operation to perform in this case is a call-to-subroutine operation that uses the stack to do both parameter passing and subroutine linkage. The parameter passing is accomplished by pushing registers R24-R31 onto the stack, then pushing the current return address. The pop is the reverse of these operations. On the left side below, put instructions to implement the "push"; on the right side, put instructions to implement the corresponding "pop" operation. That is, put instructions to push or pop the various registers with the required operations on the stack, and also adjust the stack pointer appropriately. Remember that stacks grow toward lower addresses.

7.4 = 28

Stor r24

10130

MFlr (72-36)

Stw r2, (3)(r) carnet

9ddi r1, r1, -36

addi r1, r1, +3 & day!

| WZ (2), 32(r1)


Mt/r r?,

Inw r24, O(r1)


31

28

- 8. Instruction coding question:
  - a) What is the instruction represented by the bit pattern 0x7D4BB915?



b) What is the instruction represented by the bit pattern 8C9F7788.



c) Give the coding for the instruction andc. R8, r9, r10

