Name: _

Problem	Possible	Score
1	20	20)
2	20	28
3	20	20
. 4	15	Peter 15
5	15	13
6	15	15
Total	5	103

General information that may be useful sometime during test:

Table of Powers of Two

N	2 ^N						
0	1	8	256	16	65,536	24	16,777,216
1	2	9	512	17	131,072	25	33,554,432
2	4	10	1,024	18	262,144	26	67,108,864
3	8	11	2,048	19	524,288	27	134,217,728
4	16	12	4,096	20	1,048,576	28	268,435,456
5	32	13	8,192	21	2,097,152	29	536,870,912
6	64	14	16,384	22	4,194,304	30	1,073,741,824
7.	128	15	32,768	23	8,388,608	31	2,147,483,648

Please write legibly.

- 1. General information question:
 - a) What is the basic tenet of all stored program computers?

Jotch, herode, execute.

b) Identify the four different types of instructions and give an example of each from the PowerPC instruction set.


counts on PPC)

work movement program control system control

(technically nop lwz

c) When a non-critical interrupt occurs, where is the current value of the Machine State Register stored?

d) We have used a mnemonic instruction lis to load the upper 16 bits of a register. What is the instruction that is actually invoked in order to do this work?



e) Assume that the 4 LEDs at the edge of the trainer board have been associated with the base address of 0x81420000. What value at what address is used to make sure the pins associated with the 4 LEDs are established as outputs?

f) Assume that register 7 contains 0x00008080. What address is accessed by the instruction 'ldw r6, 0x1140(r7)'?

2. Subroutine question: A programmer wrote a small subroutine to wait for the RxFIFOValidData flag of the Uartlite system to be set; then to clear the bit and return. This subroutine was used in a system that needed a UART, but without using the interrupt system. The programmer called this routine from a larger system handling routine. This code fragment is as follows:

```
Addr Bits
4400 60000000
                      nop
4404 4800003D
                      bl getc
4408 60000000
                      nop
                      lis (8,0x8400
4440 3D008400 getc:
                                          # UART at addr 0x84000000
                                     # Stat reg offset by 8 bytes
                      lwz (r9, 0x8 (r8)
4444 81280008 again:
                      andi. (10, r9, 0x0001
4448 712A0001
                      bt 2, again beg again # bit 2 is equal
444c 4182FFF8
4450 81680000
                      lwz (r11, 0 (r8)
                                          # Receive FIFO offset by 0 bytes
                      cmpwi 1, r11, 0x0033 # 0x33 is ascii '3' cmpwi cr1, r11, '3' also works in gas
4454 2C8B0033
                      bf 6, again bre crl, og # bit 6 is also equal
4458 4086FFEC
445c 4E800020
```

This question deals with the registers used in the routine. Below is a before and after representation for 16 of the registers. The before values are given (values of registers before executing the instruction at 0x4404); fill in the after values (values of registers after returning from the subroutine, what system is like when PC points to 4408). The UART system is enabled and configured to the right baud rate, etc, but to cause no interrupts. Only mark in the After area those registers that have been changed by the above code fragment, and in those boxes place the correct value for the register.

Be	fore	A	After
r0 = 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2 = 0x22222222	r3 = 0x33333333	r2 =	r3 =
r4 = 0x4444444	r5 = 0x5555555	r4 =	r5 =
r6 = 0x66666666	r7 = 0x7777777	r6 =	r7 =
r8 = 0x88888888	r9 = 0x99999999	rs = 0x 8400 00.00	r9 =
r10 = 0xAAAAAAA	rll = 0xBBBBBBBB	r10 =	r11 = 0x 33
r12 = 0xCCCCCCC	r13 = 0xDDDDDDDD	r12 =	r13 =
r14 = 0xEEEEEEEE	r15 = 0xFFFFFFFF	r14 = ·	r15 =
CR = 0x00000000	LR = 0x00000000	CR 0, 4200 0000	LR - 6x 4408

assuming bir doesn't change LKjonly reads it

we only return if '3' is typed La ergo if we have a valid chan checker = 1 ~ >0 ~ 0100 = 0x4

check or 1: = 0x33 ~ 0010

3. Data movement question: In the first laboratory you explored moving information to and from memory with the 'ld' and 'st' instructions. Below is a small code fragment, followed by another memory and register contents description. The code fragment is set up to be somewhat tricky, and not particularly straightforward, but implement the work of each instruction and you should be okay. Identify the locations in memory and the registers that are changed by the code fragment, and give the updated values.

1100 3D400001 lis r10,0x00001 1104 614A3000 ori r10,r10,0x3000 ← /10 ← 0x13000 1108 816A0018 lwz r11,0x18(r10) ← /11 ← (0x13018) 110c A1CA0012 lhz r14,0x12(r10) ← /14 ← (0x13012) 1110 89EA000F lbz r15,0x0F(r10) ← /15 ← (0x1300F) 1114 992A0037 stb r9,0x37(r10) 1118 B0EA002A sth r7,0x2A(r10)	Addr	Bits	Ins	ruction				
111C 90AA0030	1100 1104 1108 110c 1110 1114 1118	3D400001 614A3000 816A0018 A1CA0012 89EA000F 992A0037	lis ori lwz lhz lbz stb	r10,0x0001 r10,r10,0x3000 r11,0x18(r10) r14,0x12(r10) r15,0x0F(r10) r9,0x37(r10)	6	114 4	(0,13018) (0,13012)	h

	Ве	efore	Ai	fter
ro	= 0x00000000	r1 = 0x11111111	r0 =	r1 =
r2	= 0x2222222	r3 = 0x33333333	r2 =	r3 =
r4	= 0x4444444	r5 = 0x5555555	r4 =	r5 =
r6	= 0x66666666	r7 = 0x7777777	r6 =	r7 =
r8	= 0x8888888	r9 = 0x99999999	r8 =	r9 =
r10	= 0xAAAAAAA	r11 = 0xBBBBBBBB	r10 = 0x 13000	r11 = 0x 12 13 1415
r12	= 0xCCCCCCC	r13 = 0xDDDDDDDD	r12 = /	r13 =
r14	= 0xEEEEEEE	r15 = 0xFFFFFFFF	r14 = OxAABB	r15 = 0 x 77

Address	0	- (1	3	4	5	6	7	2	9	1	B	(D	6	F
00013000	01	23	45	56	89	AB	CD	EF	00	11	22	33	44	55	66	77
00013010	88	99	AA	BB	CC	DD	EE	FF	12	13	14	15	16	17	18	19
00013020											77	77				
00013030	55	55	55	55				99	/							

4. Instruction question: Assume that there is a data structure, an array of words, consisting of 1000 values, that starts at the address 0x00050000. These words are stored as 2's complement numbers. Write code in the space below that will look through the 1000 values and find out how many occurrences of either +110 or -110 are found in the array. Leave the count of number of values in register 4.

count vals:

load ctr

| 1 x 31, 1000

mtctr x 31

has addr

lis x 31, 5

init count

loop: | 1 x 4, 0

lw z x 30, 0(x 31)

cmp wi x 30, 110

b ne nextchk # match if eq 110

match: addir 4, 4, 4, 1 # if match, increment count


rextchk: cmp wi x 30, 110 # match If eq -110

end loop: addir x 31, x 31, 4 # pint to next element in a ray

nop # ...

Deodjob

5. Interrupt question: This question has two parts. The first is setup/initialization, the second is steady state. Assume that a Uartlite interface module has been configured at 19,200 baud, no parity, 8 data bits, just like we have used in class and in the laboratory. The address associated with the Uartlite is 0x84000000. The address associated with the Interrupt Controller is 0x81800000. In the space provided below, give instructions that will set up Uartlite and the PowerPC to allow Uartlite interrupts to occur. (No other interrupts are to be enabled.) Configure the base register to specify the second legal value (we did first legal value in class, at



For the second part of this question, give code for an interrupt service routine that will echo the

rfi

character received. # assume the sets above .org 0x10500 115 UART, 0x8400 lis INTC, 0,8180 I WZ 1829, STAT (VART) If not sure we have to do this # (the fact that there's an interrupt may imply andi. 129, 129, 1 check tx anply: Iwz -29, STAT (UART)
andi. -29, -29, Ob 100 # is there room in Tx7) don't wed
bne check tx empty # that Rx has valid data); but let's be safe Stw r28, Tx (VART) endint:

- 11 -29, 011000

Stw rzg, 1AR (INTC)

6. Information representation question:

Fill in the table below. The number of bits in each case is 16. Also note that there is a column for p, where p represents the location of the radix point. p = 0 is for whole numbers; p > 0 allows the system to represent fractional values. p specifies the number of bit positions to the left to

move the radix point.

Representation Method	p	Value	Bit pattern	
Unsigned Binary	0	384)	0000 0001 1000 0000	128 4256 384
Two's Complement	0	-5000	1110 1100 0111 1000	
Unsigned Binary	8	80.125	0101 0000 0010 0000	
Two's Complement	8	-80.125	1010 1111 1110 0000	
Unsigned Binary	15	1,8125	1110 1000 0000 0000	1+0,5+0.25+0,06
Two's Complement	15	-0.0625	1111 4000 000000000	

 $0.0627 = \frac{1}{16}$ $= 2^{6} + 2^{4}$ 0.000 = 4096 + 512 + 266 + 128 + 8 = 2001 001 1000 1000 0.000 = 4096 + 512 + 266 + 128 + 8 = 2001 001 1000 1000 $= \frac{9004}{512}$ $= 2^{6} + 2^{4}$ $= 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} + 2^{6} + 2^{6} + 2^{6} + 2^{6} + 2^{6}$ $= 2^{6} +$

= -81+7==-80-1




Table 4: XPS UART Lite Registers

Base Address + Offset (hex)	Register Name	Access	Default Value (hex)	Description
C_BASEADDR + 0x0	Rx FIFO	Read	0x0	Receive Data FIFO
C_BASEADDR + 0x4	Tx FIFO	Write	0x0	Transmit Data FIFO
C_BASEADDR + 0x8	STAT_REG	Read	0x4	UART Lite Status Register
C_BASEADDR + 0xC	CTRL_REG	Write	0x0	UART Lite Control Register




Figure 4: UART Lite Control Register




Figure 5: UART Lite Status Register

Table 4: XPS INTC Registers and Base Address Offsets

Register Name	Base Address + Offset (Hex)	Access Type	Abbreviation	Reset Value
Interrupt Status Register	C_BASEADDR + 0x0	Read / Write	ISR	All Zeros
Interrupt Pending Register	C_BASEADDR + 0x4	Read only	IPR	All Zeros
Interrupt Enable Register	C_BASEADDR + 0x8	Read / Write	IER	All Zeros
Interrupt Acknowledge Register	C_BASEADDR + 0xC	Write only	IAR	All Zeros
Set Interrupt Enable Bits	C_BASEADDR + 0x10	Write only	SIE	All Zeros
Clear Interrupt Enable Bits	C_BASEADDR + 0x14	Write only	CIE	All Zeros
Interrupt Vector Register	C_BASEADDR + 0x18	Read only	IVR	All Ones
Master Enable Register	C_BASEADDR + 0x1C	Read / Write	MER	All Zeros