
Two Pulse – Asynchronous Implementation of System to Allow Two Pulses to Pass


# Basic Premise for Asynchronous Synchronous Behavior


# Signal Behavior


- Understand problem in all aspects
- Describe problem state desired behavior. It is imperative that you understand desired behavior in normal environment.
- Create a primitive state diagram of desired behavior. Identify desired output sequences for specific input sequence.


#### **Input-Output Signals**






























































# Next Step: Primitive State Table

Primitive State Table: one row for each state in state diagram. Each stable state (the state that is associated with that row) is circled to indicate that it is stable, and possible next states are included in the row (un-circled)

#### Primitive State Table

X CK 00 01 11 10

A	В		D
Α	(2)	С	
	E	0	D
F		Н	(

#### **Primitive State Table**

X CK 00 01 11 10

0.0	0 1	11	10
$\bigcirc$	В		D
Α	(13)	С	
	E	0	D
F		Н	(
F	Œ	С	
( <del>-</del> )	G		D
J	(	Н	
	G	$\equiv$	ı

# Primitive State Table

X CK 00 01 11 10

$\bigcirc$	В		D
Α	(3)	С	
	E	Θ	D
F		Н	Θ
F	(L)	С	
<b>(</b> -	G		D
J	(9)	Н	
	G	$(\Xi)$	I
J		L	Θ
$\Theta$	K		I
Α	$\Theta$	L	
	K	$\Theta$	М

#### **Primitive State Table**

X CK 00 01 11 10


(§)	В		D
Α	B	С	
	E	Θ	D
F		Н	Θ
F	(	C	
<b>(</b> -	G		D
J	(	Н	
	G	$(\exists)$	_
J		L	$\Theta$
Θ	K		_
Α	$\Theta$	L	
	K	Θ	М
Α		N	(
	В	(2)	М


#### **Primitive State Table**


01  $\bigcirc$ Α С 0 <u>(10)</u> 0 (E) С (F) **(G)**  $\oplus$ 1  $\overline{\bigcirc}$  $\Theta$ 0  $\otimes$ 1  $\Theta$  $\bigcirc$ N

### Next Step: Merge Diagram

Merge Diagram: Determine which states can merge with other states in a single row of a revised state table. Rows can merge when the entries in corresponding columns are equal or empty. Merge diagram contains one 'bubble' for each row in the primitive state table.







# New (Final) State Table

Final State Table: Construct a state table from merged rows of the primitive state table. This state table will be a K-Map of the final logic system. Note that it is probably a good idea to try different combinations in order to find an optimal logic solution.

	ina	ıl St	ate	Tab	le		
T CK F2 F1 F0 0 0 0	0 0	0 1	1 1 C	10 D	0		
001	 E 	 ED		D	0		
011	 E		 H	 <b>D</b>	0		
110		 ©	 (H)		1		
111	 A	 (K)	 (D	 M	0		
101	 [A	 B	 (0)		0		

# Logic Signals (Inputs) vs Feedback

Construct system with following guidelines: input combinations are listed along top of table (K-Map) in grey-code fashion. Feedback combinations are shown on side of table. Result is K-Map of system. Changes in inputs cause horizontal changes in state of system. Changes in feedback elements cause vertical changes in state of system.

Note that all adjacent minterms in final state table must be covered by a gate.

# **Constructing Final K-Map**

Step 1 in constructing final K-Map: for all squares of the K-Map that indicate stable states, make contents equal to the feedback variables for that row.

#### Final State Table т ск F2 F1 F0 Œ $\mathbb{C}$ $1\,1\,0$ Κ L Α $\square$ Œ М $\bigcirc$ $\mathbb{M}$

# **Constructing Final K-Map**

Step 2 in constructing final K-Map: for all squares of the K-Map that identify unstable states that are logically adjacent to stable states, make feedback variables for that square (the unstable state) the same as the adjacent stable state.

#### **Final State Table**

T CK	0 0	01	11	10	
F2 F1 F0 0 0 0	(A) 000	(B) 000	001	D 010	0
001	011	001	001	D 	0
011	D 011	<u>G</u> 		010	0
010	011		110	010	0
110	111	<b>G</b> 110	110	111	1
111	111	101	101	111	0
101	_A_ 	101	101	100	1
100	000	000	100	100	0

#### Constructing Final K-Map

Step 3 in constructing final K-Map: for all remaining squares, make reasonable logic assumptions and fill the squares appropriately.

Step 4: split out feedback variables and generate logic equations. Be careful to make single AND-OR Implementation.

Final State Table

T CK

(I)

Α

Α

K

K

В


L

 $\bigcirc$ 


#### F2 F1 F0 Œ $\bigcirc$ D Н


М


 $\mathbb{M}$ 




1
---









# **Output Map**

Output is asserted only in stable states corresponding to those where output is asserted. In this case, F1 can serve as the output.

