


# DDCA 3.4, 4.6, 5.1-5.3, Appendix A

Monday, January 25, 2021 10:20 AM


## 3.4 Finite State Machines

- Synchronous sequential circuits can be drawn in FSM form



- a circuit with  $k$  registers can be in one of a finite number  $2^k$  of unique states
  - o has  $M$  inputs,  $N$  outputs,  $k$  bits of state
  - o receives a clock and sometimes reset signal
  - o 2 blocks of combinational logic, next state logic and output logic and a register that stores the state
  - o on each clk edge, the FSM advances to the next state
  - o Moore machines: outputs depends only on current state of machine
  - o Mealy machines: outputs depend on both current state and current inputs

- **FSM Design**



- o **State transition diagram:** indicate all possible states of system and transitions
  - when system reset, lights are green on Aca Ave, red on Bravado Blvd.
  - every 5 seconds, controller examines traffic pattern
  - If traffic on Academic Ave, lights do not change
  - When no traffic, lights become yellow for 5 sec, turns red, Bravado Blvd lights turn green
  - Similarly light remains green on Bravado Blvd if traffic present
- o **State transition table**
  - indicates for each state and input what next state  $S'$  should be
  - uses don't care X whenever next state does not depend on input

Table 3.1 State transition table

Current State $S$	Inputs $T_A$ $T_B$	Next State $S'$
$S_0$	0 X	$S_1$
$S_0$	1 X	$S_0$
$S_1$	X X	$S_2$
$S_2$	X 0	$S_3$
$S_2$	X 1	$S_2$
$S_3$	X X	$S_0$

Table 3.2 State encoding

State	Encoding $S_{1:0}$
$S_0$	00
$S_1$	01
$S_2$	10
$S_3$	11

Table 3.3 Output encoding

Output	Encoding $L_{1:0}$
green	00
yellow	01
red	10

$$S'_1 = \bar{S}_1 S_0 + S_1 \bar{S}_0 \bar{T}_B + S_1 \bar{S}_0 T_B$$

$$S'_0 = \bar{S}_1 \bar{S}_0 \bar{T}_A + S_1 \bar{S}_0 \bar{T}_B$$

- o **Sum of Products**

- o Simplify using Karnaugh maps or inspection

Current State $S_1$ $S_0$	Inputs		Next State $S'_1$ $S'_0$	
	$T_A$	$T_B$		
0 0	0	X	0	1
0 0	1	X	0	0

Current State $S_1$ $S_0$	Outputs			
	$L_{A1}$	$L_{A0}$	$L_{B1}$	$L_{B0}$
0 0	0	0	1	0
0 1	0	1	1	0

$$L_{A1} = S_1$$

$$L_{A0} = \bar{S}_1 S_0$$

$$L_{B*} = \bar{S}_1$$


Current State $S_1$ $S_0$	Inputs $T_A$ $T_B$		Next State $S'_1$ $S'_0$	
0 0	0	X	0	1
0 0	1	X	0	0
0 1	X	X	1	0
1 0	X	0	1	1
1 0	X	1	1	0
1 1	X	X	0	0

Current State $S_1$ $S_0$	Outputs $L_{A1}$ $L_{A0}$ $L_{B1}$ $L_{B0}$			
0 0	0	0	1	0
0 1	0	1	1	0
1 0	1	0	0	0
1 1	1	0	0	1

$$S'_1 = S_1 \oplus S_0$$

$$S'_0 = \bar{S}_1 \bar{S}_0 \bar{T}_A + S_1 \bar{S}_0 \bar{T}_B$$

- Sketch Moore FSM
  - 2 bit state register
  - each clk edge, state register copies next state
  - receives sync or async reset to initialize FSM at startup
  - compute next state from current state and inputs



### - State Encodings

- state and output encodings were selected arbitrarily
- finding the best encoding by inspection
  - binary encoding vs one-hot encoding
- Binary encoding**
  - each state represented as a binary number, K binary numbers represented by  $\log_2(K)$
  - uses two bits of state, no inputs, next state depends only on current state

Table 3.9 State transition table with binary encoding

Current State $S_1$ $S_0$	Next State $S'_1$ $S'_0$	
0 0	0	1
0 1	1	0
1 0	0	0

$$S'_1 = \bar{S}_1 S_0$$

$$S'_0 = \bar{S}_1 \bar{S}_0$$

$$Y = \bar{S}_1 \bar{S}_0$$

### - One-hot encoding

- a separate bit of state used for each state
- one bit is TRUE (hot) at any time
- ex. one hot encoded FSM with 3 states would have state encodings of 001, 010, and 100
- each bit of state is stored in flip flop (requires more flip flops than binary), but fewer gates required

Table 3.10 State transition table with one-hot encoding

Current State $S_2$ $S_1$ $S_0$	Next State $S'_2$ $S'_1$ $S'_0$		
0 0 1	0	1	0
0 1 0	1	0	0
1 0 0	0	0	1

$$S'_2 = S_1$$

$$S'_1 = S_0$$

$$S'_0 = S_2$$

$$Y = S_0$$





Table 3.6 Divide-by-3 counter state transition table

Table 3.7 Divide-by-3 counter output table

Figure 3.29 Divide-by-3 circuits for (a) binary and (b) one-hot encodings



**Table 3.6 Divide-by-3 counter state transition table**


Current State	Next State
S0	S1
S1	S2
S2	S0

**Table 3.7 Divide-by-3 counter output table**

Current State	Output
S0	1
S1	0
S2	0

## - Moore and Mealy Machines

- Moore: output depends on state of system
  - state transition diagrams for Moore machines labeled in the circles
  - Mealy machines outputs can depend on inputs as well as current state, outputs labeled on the arcs instead of in circles



**Figure 3.30** FSM state transition diagrams: (a) Moore machine, (b) Mealy machine

**Table 3.15 Mealy state transition and output table**

Current State <i>S</i>	Input <i>A</i>	Next State <i>S'</i>	Output <i>Y</i>
S0	0	S1	0
S0	1	S0	0
S1	0	S1	0
S1	1	S0	1

**Table 3.16** Mealy state transition and output table with state encodings

Current State $S_0$	Input A	Next State $S'_0$	Output Y
0	0	1	0
0	1	0	0
1	0	1	0
1	1	0	1

**Table 3.13** Moore state transition table with state encodings


Current State		Input A	Next State	
$S_1$	$S_0$		$S'_1$	$S'_0$
0	0	0	0	1
0	0	1	0	0
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0

**Table 3.14** Moore output table with state encodings

Current State		Output
$S_1$	$S_0$	Y
0	0	0
0	1	0
1	0	1

## - Factoring State Machines

- application of hierarchy and modularity = factoring of state machines
  - single vs factored designs for modified traffic light controller



#### - Deriving an FSM from a Schematic

- Examine circuit, stating inputs, outputs, state bits
  - write next state and output equations
  - create next state and output tables
  - reduce next state table to eliminate unreachable states
  - assign each valid state bit combination a name
  - rewrite next state and output tables with state names
  - draw state transition diagram
  - state in words what the FSM does

**Table 3.17** Next state table derived from circuit in Figure 3.35

Current State	Input	Next State
---------------	-------	------------

- rewrite next state and output tables with state names
- draw state transition diagram
- state in words what the FSM does




Figure 3.35 Circuit of found FSM for Example 3.9

Table 3.18 Output table derived from circuit in Figure 3.35

Current State $S_1$	$S_0$	Output Unlock
0	0	0
0	1	0
1	0	1
1	1	1

Table 3.19 Reduced next state table

Current State $S_1$	$S_0$	Input $A_1$	$A_0$	Next State $S'_1$	$S'_0$
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
1	0	X	X	0	0

$$S'_1 = S_0 \overline{A}_1 A_0$$

$$S'_0 = \overline{S}_1 \overline{S}_0 A_1 A_0$$

$$Unlock = S_1$$

Table 3.17 Next state table derived from circuit in Figure 3.35

Current State $S_1$	$S_0$	Input $A_1$	$A_0$	Next State $S'_1$	$S'_0$
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	1	1	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	1	0
1	1	1	0	0	0
1	1	1	1	0	0

Table 3.20 Reduced output table


Current State $S_1$	$S_0$	Output Unlock
0	0	0
0	1	0
1	0	1

Table 3.21 Symbolic next state table

Current State $S$	Input $A$	Next State $S'$
$S_0$	0	$S_0$
$S_0$	1	$S_0$
$S_0$	2	$S_0$
$S_0$	3	$S_1$
$S_1$	0	$S_0$
$S_1$	1	$S_2$
$S_1$	2	$S_0$
$S_1$	3	$S_0$
$S_2$	X	$S_0$

Table 3.22 Symbolic output table

Current State $S$	Output Unlock
$S_0$	0
$S_1$	0
$S_2$	1



#### - FSM Review

- Designing FSM:
  - Identify inputs outputs
  - sketch state transition diagram
  - Moore Machine:
    - write state transition table
    - write output table
  - Mealy machine:
    - write combined state transition and output table
  - select state encodings, your selection affects the hardware design
  - write boolean equations for next state and output logic

- sketch circuit schematic

## 4.6 Finite State Machines


- state register and 2 blocks of combinational logic to compute next state and output given current state and input
- 3 parts: state register, next state logic, output logic
- Divide by 3 FSM:

```
module divideby3FSM(input logic clk,
                     input logic reset,
                     output logic y);
  typedef enum logic [1:0] {S0, S1, S2} statetype;
  statetype [1:0] state, nextstate;

  // state register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
    else       state <= nextstate;

  // next state logic
  always_comb
    case (state)
      S0:   nextstate <= S1;
      S1:   nextstate <= S2;
      S2:   nextstate <= S0;
      default: nextstate <= S0;
    endcase

  // output logic
  assign y = (state == S0);
endmodule
```



- `typedef` = `statetype` to be 2bit logic with S0, S1, or S2, state and nextstate are `statetype` signals
- encodings can be set by user
- S0 is reset state
- if wanted output to be HIGH in states S0 and S1
 

```
// output logic
      assign y = (state == S0 | state == S1);
```
- Pattern Recognizer Moore FSM
  - use case and if statements to handle next state and output logic that depends on inputs and current state

```
module patternMoore(input logic clk,
                     input logic reset,
                     input logic a,
                     output logic y);

  typedef enum logic [1:0] {S0, S1, S2} statetype;
  statetype state, nextstate;

  // state register
  always_ff @(posedge clk, posedge reset)
    if (reset) state <= S0;
    else       state <= nextstate;

  // next state logic
  always_comb
    case (state)
      S0: if (a) nextstate=S0;
            else nextstate=S1;
      S1: if (a) nextstate=S2;
            else nextstate=S1;
      S2: if (a) nextstate=S0;
            else nextstate=S1;
            default: nextstate=S0;
    endcase

  // output logic
  assign y = (state == S2);
endmodule
```




Figure 4.26 patternMoore synthesized circuit

- Pattern Recognizer Mealy FSM

```

module patternMealy(input logic clk,
                     input logic reset,
                     input logic a,
                     output logic y);
    typedef enum logic {S0, S1} statetype;
    statetype state, nextstate;
    // state register
    always_ff @(posedge clk, posedge reset)
        if (reset) state <= S0;
        else state <= nextstate;
    // next state logic
    always_comb
        case (state)
            S0: if (a) nextstate=S0;
                  else nextstate=S1;
            S1: if (a) nextstate=S0;
                  else nextstate=S1;
            default: nextstate=S0;
        endcase
    // output logic
    assign y=(a & state==S1);
endmodule

```





Figure 4.27 patternMealy synthesized circuit

## 5.2 Arithmetic Circuits

### - Addition

#### o Half Adder

- 1bit half adder
- 2 inputs A and B, two outputs S and Cout
- $S = \text{sum of } A+B$ , if A and B are both 1, S is 2, cant be represented with single binary
- indicated with carry out Cout
- can be built from XOR and AND gate
- multi-bit adder, Cout is added or carried in to the next most significant bit
- half adder lacks a Cin input to accept Cout of previous column




#### o Full Adder

- accepts carry in Cin input unlike half adder

$$\begin{array}{r} & 1 \\ & 0001 \\ + & 0101 \\ \hline & 0110 \end{array}$$

Carry bit



$C_{\text{in}}$	A	B	$C_{\text{out}}$	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$S = A \oplus B \oplus C_{\text{in}}$$

$$C_{\text{out}} = AB + AC_{\text{in}} + BC_{\text{in}}$$

#### o Carry Propagate Adder (CPA)

- N-bit adder sums two N-bit inputs A and B and carry in Cin to produce an N bit result S and carry out Cout
- carry out of 1 bit propagates to next bit
- A B and S are busses





Figure 5.4 Carry propagate adder

#### o Ripple Carry Adder

- build N-bit carry propagate adder, chain N full adders
- Cout of one stage acts as Cin of next stage
- full adder module reused to form system





**Figure 5.5** 32-bit ripple-carry adder

- delay of full Adder:  $t_{\text{ripple}} = N * t_{\text{fa}}$


- **Carry lookahead Adder (CLA)**

- divide adder into blocks to determine carry out of block as soon as carry in is known
- look ahead across blocks rather than waiting to ripple through all full adders inside block

$$t_{\text{CLA}} = t_{\text{pg}} + t_{\text{pg\_block}} + \left(\frac{N}{k} - 1\right) t_{\text{AND\_OR}} + k t_{\text{FA}}$$



```
module adder #(parameter N = 8)
  (input logic [N-1:0] a, b,
   input logic         cin,
   output logic [N-1:0] s,
   output logic         cout);
  assign {cout, s} = a + b + cin;
endmodule
```




**Figure 5.7** Synthesized adder

- **Subtraction**


- $Y = A - B$ , create two's complement of B: invert bits of B to obtain  $\sim B$  and add 1 to get -  $B = \sim B + 1$ , add to A to get  $Y = A + \sim B + 1 = A - B$
- can be performed with CPA by adding  $A + \sim B$  with  $Cin = 1$

```
module subtractor #(parameter N = 8)
  (input logic [N-1:0] a, b,
   output logic [N-1:0] y);
  assign y = a - b;
endmodule
```





- **Comparator**

- two binary numbers are equal or if one is greater or less than the other
- receives two N bit binary numbers A and B
- **equality comparator** produces 1 output indicating whether A is = to B
  - checks to determine whether corresponding bits in each col of A and B equal using XNOR
  - numbers equal if all of the columns are equal



- **magnitude comparator** produces 1+ outputs indicating relative values of A and B
  - computing  $A - B$  and looking at sign (most significant bit)
  - if neg (sign bit 1)  $A < B$ , otherwise  $A \geq B$

```
module comparator #(parameter N = 8)
  (input logic [N-1:0] a, b,
   output logic eq, neq, lt, lte, gt, gte);
  assign eq = (a == b);
  assign neq = (a != b);
  assign lt = (a < b);
  assign lte = (a <= b);
  assign gt = (a > b);
  assign gte = (a >= b);
endmodule
```



```

        output logic eq, neq, lt, lte, gt, gte;
begin
    assign eq = (a == b);
    assign neq = (a != b);
    assign lt = (a < b);
    assign lte = (a <= b);
    assign gt = (a > b);
    assign gte = (a >= b);
endmodule


```

### - ALU

- o Arithmetic logical Unit
- o perform addition, subtraction, mag compare AND, and OR
- o signal F specifies which action to perform

Table 5.1 ALU operations

$F_{2:0}$	Function
000	A AND B
001	A OR B
010	A + B
011	not used
100	A AND $\bar{B}$
101	A OR $\bar{B}$
110	A - B
111	SLT



### - Shifters and Rotators

- o move bits and multiply/divide by powers of 2
- o shifter
  - shifts binary number left or right by specified number of positions
  - **Logical shifter:** shift number to left LSL, or right LSR and fills empty spots with 0  
 $11001 \text{ LSR } 2 = 00110; 11001 \text{ LSL } 2 = 00100$
  - **arithmetic shifter**
    - on right shifts, fills most significant bits with copy of old most significant bit (msb)
    - Arithmetic shift left (ASL) same as logical shift left (LSL)
    - useful to multiply and divide signed numbers  
 $11001 \text{ ASR } 2 = 11110; 11001 \text{ ASL } 2 = 00100$
- o rotator
  - rotates number in circle such that empty spots are filled with bits shifted off other end  
 $11001 \text{ ROR } 2 = 01110; 11001 \text{ ROL } 2 = 00111$

