

No. L. S.-

3961038

B/C.-(T).E-2/S/15



Signature of Invigilator

Signature of Officer-in-charge

West Bengal State Council of Technical Education

MCQ Question.

EXAMINATION

Subject.....

Roll..... No.....

- (i) The three main components of a digital Computer system are —
Ⓐ Memory, IO, DMA Ⓑ ☒ ALU, CPU, memory Ⓒ CU, ALU, Register
Ⓓ CPU, memory, IO
- (ii) Second generation of Computer used → ☒ transistor Ⓑ IC Ⓒ Vacuum tube
Ⓓ LSI
- (iii) Processor of all computers, whether micro, mini or mainframe must have — Ⓐ ALU Ⓑ Primary Storage Ⓒ Control unit Ⓓ ☒ all of these.
- (iv) In which addressing mode is operand specified in the instruction itself? Ⓐ Register mode Ⓑ ☒ Immediate mode Ⓒ Direct addressing mode
Ⓓ Index addressing mode.
- (v) The instruction LOAD is a — Ⓐ zero addressing Ⓑ ☒ one addressing instruction
Ⓒ two addressing instruction Ⓓ three-addressing instruction.
- (vi) The number of fetch operation to execute instruction in immediate mode is — ☒ 0 Ⓑ 1 Ⓒ 2 Ⓓ none of these.
- (vii) The instruction 1111 111100001100 is a — Ⓐ direct memory reference instruction
Ⓑ indirect memory reference instruction Ⓒ register reference instruction
Ⓓ ☒ input-output instruction.

NB: Register Ref. → 0111

memory Ref. 11001

Input-output Ref. — 1111

↑
Indirect
↑
for direct opcode other than 111

- (viii) 01110000 represents ☐ a 0 ☐ NaN ☒ + ∞ ☐ - ∞
- (ix) the largest floating point number that can be represented by 8 bit is — ☐ 01111111 ☒ 11111111 ☐ 01101111 ☐ 01111110
- (x) If 'n' is number of bits in exponent, the bias number can be calculated as ☐ $2^n - 1$ ☐ 2^n ☐ 2^{n-1} ☒ $2^{n-1} - 1$
- (xi) In Booth's algorithm, if the multiplier has 'n' bits then the multiplicand should have — ☐ 1 bit ☒ n-bits ☐ n+1 bits ☐ 2n bits
- (xii) K-way set associative means — ☐ a K-blocks are present in a set ☐ K-set are present in a block ☐ K-set are present in the cache ☒ none of these
- (xiii) A typical modern computer uses — ☐ LSI chip ☒ VLSI chip ☐ valves ☐ vacuum tube.
- (xiv) A subtractor is not usually present in a computer because — ☐ it is expensive ☐ It is not possible to design ☒ the adder will take care of subtraction ☐ none of the above.
- (xv) The instruction 0101 1111 0000 1100 is a — ☒ direct memory reference instruction ☐ Indirect memory reference instruction ☐ register reference instruction ☐ input-output instruction.
- $\boxed{01} \boxed{1111} \boxed{000} \boxed{110}$ memory ref. instruction
 $\downarrow \quad \downarrow$
 Direct indirect
- (xvi) If we want an addition/subtraction circuit to do subtraction, the initial value of carry in should be — ☐ -1 ☒ 0 ☐ 1 ☐ 2

- (Xvii) In auto increment addressing mode the value of the register is incremented by 1 — the execution of the instruction —
 (a) before (b) ☒ after (c) during (d) not in the list.
- (Xviii) Virtual memory is — (a) Primary memory (b) ☒ Secondary memory.
 (c) both of these (d) none of these.
- (Xix) Direct memory mapping is — (a) ☒ one to one mapping (b) many to many mapping (c) many to one mapping (d) all of these.
- (Xx) In associative mapping technique, number of Comparators required is — (a) 1 (b) 2 (c) ☒ equal to the number of blocks in main memory (d) equal to the number of lines in cache memory
- (Xxi) If the negative numbers are stored in 2's complement form, the range of numbers that can be stored in 8 bits is —
 (a) -128 to +128 (b) ☒ -128 to +127 (c) -127 to +128 (d) -127 to +127
- (Xxii) The cost of storing a bit is minimum in —
 a) Cache memory b) Register c) RAM (d) ☒ Hard disk
- (Xxiii) Tera is '2' to the Power of — (a) 10 (b) 20 (c) 30 (d) ☒ 40
- (Xxiv) For immediate addressing the operand is placed —
 (a) in the CPU register (b) ☒ after opcode in the instruction (c) in memory (d) in stack.
- (Xxv) The instruction ADD is — addressing instruction —
 a) 0 (b) ☒ 1 (c) 2 (d) ☒ 3
- (Xxvi) Negative numbers can be represented in — (a) Sign-magnitude form (b) 1's complement form (c) 2's complement form (d) ☒ all of the above.