

A2Q1_carry_look_ahead_adder

Description:

A 8 Bit Carry Look Ahead Adder is an improvisation over the classic 8 Bit Ripple Carry Adder.

In Ripple Carry Adders, the two bits that are to be added are present instantly for each block. However, each adder block has to wait for the carry to arrive from the previous block before generating the sum and carry. So, technically, no adder block can generate the sum and carry until the input carry from the previous block is known.

i.e. The i^{th} block needs to wait for the $(i-1)^{\text{th}}$ block to produce its carry before further calculation. So, there is a considerable time delay which is known as Carry Propagation Delay.

A Carry Look Ahead Adder reduces this Carry propagation delay by bringing more complex hardware in use. In this adder, the original design of the ripple carry counter is transformed in a way, such that the carry logic over fixed groups of bits of the adder is reduced to two-level logic.. More details on the working are given in the 'working' section.

Working:

Consider two 8-bit binary numbers $A_7A_6A_5A_4A_3A_2A_1A_0$ and $B_7B_6B_5B_4B_3B_2B_1B_0$ are to be added.

They are mathematically added as,

C8	C7	C6	C5	C4	C3	C2	C1	C0
	A7	A6	A5	A4	A3	A2	A1	A0
+	B7	B6	B5	B4	B3	B2	B1	B0
	S7	S6	S5	S4	S3	S2	S1	S0

From here,

$$C_1 = C_0(A_0 + B_0) + A_0 * B_0$$

$$C_2 = C_1(A_1 + B_1) + A_1 * B_1$$

$$C_3 = C_2(A_2 + B_2) + A_2 * B_2$$

$$C_4 = C_3(A_3 + B_3) + A_3 * B_3$$

.

.

.

$$C_8 = C_7(A_7 + B_7) + A_7 * B_7$$

In more generalised manner,

- $G_i = A_i B_i$, where G is called carry generator
- $P_i = A_i + B_i$, where P is called carry propagator

Then from above we get,

$$C_1 = C_0 P_0 + G_0 \text{ -----(1)}$$

$$C_2 = C_1 P_1 + G_1 \text{ -----(2)}$$

$$C_3 = C_2 P_2 + G_2 \text{ -----(3)}$$

$$C_4 = C_3 P_3 + G_3 \text{ -----(4)}$$

.

.

.

$$C_8 = C_7 P_7 + G_7 \text{ -----(8)}$$


Finally,

- $C_1 = C_0 P_0 + G_0$
- $C_2 = C_0 P_0 P_1 + G_0 P_1 + G_1$
- $C_3 = C_0 P_0 P_1 P_2 + G_0 P_1 P_2 + G_1 P_2 + G_2$
- $C_4 = C_0 P_0 P_1 P_2 P_3 + G_0 P_1 P_2 P_3 + G_1 P_2 P_3 + G_2 P_3 + G_3$

....and so on.

❖ The Carry Look Ahead Adder Works in the same manner as described above

Circuit-Diagram:



Truth-Table:

A	B	C_i	C_{i+1}	Condition
0	0	0	0	No Carry Generated
0	0	1	0	
0	1	0	0	
0	1	1	1	No Carry Propagated
1	0	0	0	
1	0	1	1	
1	1	0	1	Carry Generated
1	1	1	1	