

GPU Speed Of Light

All

SOL SM [%]

71.52

Duration [second]

1.71

SOL Memory [%]

44.38

Elapsed Cycles [cycle]

2,46,81,63,71

SOL TEX [%]

6.84

SM Active Cycles [cycle]

2,45,53,47,19

SOL L2 [%]

3.16

SM Frequency [Ghz]

1.4

SOL FB [%]

1.32

Memory Frequency [Ghz]

7.5



Recommendations

[Warning] Compute is more heavily utilized than Memory: Look at "Compute Workload Analysis" report section to see what the compute pipelines are spending their time doing. Also, consider whether any computation is redundant and could be reduced or moved to look-up tables.

Compute Workload Analysis

All

Executed Ipc Elapsed [inst/cycle]

3.28

SM Busy [%]

71.5

Executed Ipc Active [inst/cycle]

3.29

Issue Slots Busy [%]

54.8

Issued Ipc Active [inst/cycle]

3.29

-

-

Memory Workload Analysis

All

Memory Throughput [Gbyte/second]

2.39

Mem Busy [%]

44.3

L1 Hit Rate [%]

57.38

Max Bandwidth [%]

44.3

L2 Hit Rate [%]

86.78

Mem Pipes Busy [%]

45.0



Shared Memory

	Instructions	Requests	% Peak	Bank Conflicts
Shared Load	10,74,13,50,400	10,74,13,50,326	43.85	0
Shared Store	11,01,00,480	11,01,00,480	0.45	0
Shared Atomic	0	-	-	-
Total	10,85,14,50,880	10,85,14,50,806	44.30	0

First-Level (Unified) Cache

	Instructions	SM->TEX Requests	% Peak	Hit Rate	TEX->L2 Requests	% Peak	L2->TEX Returns	% Peak	TEX->SM Returns	% Peak
Global Load Cached	-	41,94,30,400	1.71	57.38	-	-	85,81,25,104	1.75	-	-
Global Load Uncached	10,48,57,600	0	0	-	-	-	0	0	-	-
Local Load Cached	-	0	0	0	-	-	0	0	41,94,30,400	0.85
Local Load Uncached	0	0	0	-	-	-	0	0	-	-
Surface Load	-	0	0	-	-	-	0	0	-	-
Texture Load	-	-	-	-	-	-	-	-	-	-
Global Store	6,55,360	26,21,440	0.01	-	26,21,440	0.01	-	-	-	-
Local Store	0	0	0	-	0	0	-	-	-	-
Surface Store	0	0	0	-	0	0	-	-	-	-
Global Reduction	0	0	0	-	0	0	-	-	-	-
Surface Reduction	0	0	0	-	0	0	-	-	-	-
Global Atomic	0	0	0	-	0	0	0	0	0	0
Global Atomic Cas	0	0	0	-	0	0	0	0	0	0
Surface Atomic	0	0	0	-	0	0	0	0	0	0
Surface Atomic Cas	0	0	0	-	0	0	0	0	0	0
Loads	10,48,57,600	41,94,30,400	1.71	57.38	-	-	85,81,25,104	1.75	41,94,30,400	0.85
Stores	6,55,360	26,21,440	0.01	-	26,21,440	0.01	-	-	-	-
Total	10,55,12,960	42,20,51,840	1.72	57.38	26,21,440	0.01	85,81,25,104	1.75	41,94,30,400	0.85

Second-Level (L2) Cache

	TEX->L2 Requests	% Peak	L2->TEX Returns	% Peak	Total Bytes	Total Throughput
Global Load Cached	-	-	85,81,25,104	1.50	27,46,00,03,328	16,17,55,82,860.49
Global Load Uncached	-	-	0	0	0	0
Local Load Cached	-	-	0	0	0	0
Local Load Uncached	-	-	0	0	0	0
Surface Load	-	-	0	0	0	0
Texture Load	-	-	-	-	-	-
Global Store	26,21,440	0.01	-	-	8,38,86,080	4,94,13,913.82
Local Store	0	0	-	-	0	0
Surface Store	0	0	-	-	0	0
Global Reduction	0	0	-	-	0	0
Surface Reduction	0	0	-	-	0	0
Global Atomic	0	0	0	0	0	0
Global Atomic Cas	0	0	0	0	0	0
Surface Atomic	0	0	0	0	0	0
Surface Atomic Cas	0	0	0	0	0	0
Loads	-	-	85,81,25,104	1.50	27,46,00,03,328	16,17,55,82,860.49
Stores	26,21,440	0.01	-	-	8,38,86,080	4,94,13,913.82
Total	26,21,440	0.01	85,81,25,104	1.50	27,54,38,89,408	16,22,49,96,774.31

Device Memory (FB)

	L2<->FB Sectors	% Peak	Bytes	Throughput
Load	11,98,55,264	1.25	3,83,53,68,448	2,25,92,61,202.20
Store	67,74,426	0.07	21,67,81,632	12,76,97,335.25
Total	12,66,29,690	1.32	4,05,21,50,080	2,38,69,58,537.45

Scheduler Statistics

All

Active Warps Per Scheduler [warp/cycle]

4.08

Instructions Per Active Issue Slot [inst/issue]

1.1

Eligible Warps Per Scheduler [warp/cycle]

1.16

No Eligible [%]

38.8

Issued Warp Per Scheduler [issue/cycle]

0.69

One or More Eligible [%]

69.1



Recommendations

[Warning] Every scheduler is capable of issuing two instructions per cycle, but for this kernel each scheduler only issues an instruction every 1.4 cycles. This might leave hardware resources underutilized and may lead to less optimal performance. Out of the maximum of 16 warps per scheduler, this kernel allocates an average of 4.00 active warps per scheduler, but only an average of 1.16 warps were eligible per cycle. Eligible warps are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible warp results in no instruction being issued and the issue slot remains unused. To increase the number of eligible warps either increase the number of active warps or reduce the time the active warps are stalled.

Warp State Statistics

All

Warp Cycles Per Issued Instruction [cycle/inst]

4.29

Avg. Active Threads Per Warp [thread/inst]

3

Warp Cycles Per Issue Active [cycle/issue]

5.10

Avg. Not Predicated Off Threads Per Warp [thread/inst]

31.8

Warp Cycles Per Executed Instruction [cycle/inst]

4.29

-

-



Recommendations

[Warning] CPI Stall 'Wait' On average each warp of this kernel spends 1.7 cycles being stalled on a fixed latency execution dependency. This represents about 32.5% of the total average of 5.1 cycles between issuing two instructions. Typically, this stall reason should be very low and only shows up as a top contributor in already highly optimized kernels. If possible, try to further increase the number of active warps to hide the corresponding instruction latencies.

Instruction Statistics

All

Executed Instructions [inst]

80,59,79,75,848

Avg. Executed Instructions Per Scheduler [inst]


2,01,49,49,37

Issued Instructions [inst]

80,59,85,82,385

Avg. Issued Instructions Per Scheduler [inst]

2,01,49,64,559.6



Launch Statistics

All

Grid Size

81,920

Registers Per Thread [register/thread]

4

Block Size

256

Static Shared Memory Per Block [byte/block]

36.8

Threads [thread]

2,09,71,520

Dynamic Shared Memory Per Block [kbyte/block]


79.7

Waves Per SM

4,096

Shared Memory Configuration Size [kbyte]

-



Occupancy

All

Theoretical Occupancy [%]

25

Block Limit Registers [block]

3

Theoretical Active Warps per SM [warp/cycle]

16

Block Limit Shared Mem [block]

-

Achieved Occupancy [%]

24.99

Block Limit Warps [block]

-

Achieved Active Warps Per SM [warp/cycle]

16.00

Block Limit SM [block]

-

